This website requires JavaScript.
Explore
Help
Register
Sign In
michele
/
FPGA-Neural
Watch
1
Star
0
Fork
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ee708775c7d8ce1dcd44acc794db1cff7b9908d1
FPGA-Neural
/
hardware
T
History
michele
ee708775c7
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
...
This reverts commit
59901a4905
.
2026-09-07 19:02:44 +02:00
..
v1
chore: remove root-level V1 duplicates, superseded by hardware/v1/ freeze
2026-09-07 05:30:17 +02:00
v2
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
2026-09-07 19:02:44 +02:00