This website requires JavaScript.
Explore
Help
Register
Sign In
michele
/
FPGA-Neural
Watch
1
Star
0
Fork
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
65
Commits
5
Branches
1
Tag
ee708775c7d8ce1dcd44acc794db1cff7b9908d1
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
michele
ee708775c7
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
...
This reverts commit
59901a4905
.
2026-09-07 19:02:44 +02:00
benchmark_results
feat: add FPGA-Neural benchmark tooling + same-tier ECP5 P2/P4/P8 results
2026-09-02 19:48:03 +02:00
docs
chore: remove root-level V1 duplicates, superseded by hardware/v1/ freeze
2026-09-07 05:30:17 +02:00
hardware
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
2026-09-07 19:02:44 +02:00
sim
chore: remove root-level V1 duplicates, superseded by hardware/v1/ freeze
2026-09-07 05:30:17 +02:00
synth
/ecp5
chore: remove root-level V1 duplicates, superseded by hardware/v1/ freeze
2026-09-07 05:30:17 +02:00
tools
/neural_sim
chore: remove root-level V1 duplicates, superseded by hardware/v1/ freeze
2026-09-07 05:30:17 +02:00
.gitignore
feat: add FPGA-Neural benchmark tooling + same-tier ECP5 P2/P4/P8 results
2026-09-02 19:48:03 +02:00
S
Description
No description provided
68
MiB
Languages
Verilog
87.7%
TeX
6.3%
Python
6%
