michele/periscope
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
79 Commits 8 Branches 1 Tag
68af0fd43255b8aba6a5f7abb11705303a3f6a4f
Commit Graph
5 Commits
Author SHA1 Message Date
micheleandCursor 68af0fd432 Classify strap/bootstrap caps and drop unclassified satellites. 
EN/BOOT/REGN/PMID bypass and flying bootstrap caps get real roles; other is omitted from assemble_order.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-09-13 18:37:01 +02:00
micheleandCursor d47ad91cee Keep power satellites on each IC primary rail only. 
Stop LDO 3V3 groups from inheriting VSYS caps/filters, drop connector/switch noise, and align Power rails with domain membership.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-09-13 18:24:07 +02:00
micheleandCursor 54b0b07917 Split Domains by primary supply rail instead of POWER union-find. 
Converters bridging VBUS/VSYS/3V3 no longer collapse the whole board into one domain.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-09-13 17:39:11 +02:00
micheleandCursor 4c4b604cca Add parallel Placement pipeline for routing-first topology plans. 
Ship a free, analysis-independent job that writes placement_plan.json (domains/satellites, no mm) with API, SSE progress, and a minimal project UI.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-09-12 16:41:00 +02:00
micheleandCursor 2950446e12 Add Layout F1 functional groups and crystal/NC checks. 
Write routing-first domain/satellite topology after graph_build, and
flag crystal CL mismatches and NC pins on active nets without inventing
millimetres.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-09-12 16:22:56 +02:00