micheleandClaude Sonnet 5
8af16d3a12
Implements M6: dependency_manager.v tracks a table of node
descriptors (node_id/state/required_dependencies/resolved_
dependencies/producer_ids -- §10's exact field list), incrementing a
waiting node's resolved count whenever one of its listed producers
completes, transitioning it to READY once resolved==required, and
dispatching ready nodes to the Neural Director (M5) one at a time via
a backpressure-safe valid/ready interface.
Verified with Verilator on a small hand-built DAG: node0/node1 have no
dependencies (dispatch immediately); node2 depends on BOTH node0 AND
node1 ("dipendenze multiple") and stays WAITING until both complete,
confirmed via an explicit negative check after only one resolves;
node3 depends on node0 ALONE, demonstrating a single producer
("node0") satisfying two different consumers' dependencies
("risultati condivisi... piu' consumer") -- node3 fully, node2
partially. 4/4 tests pass.
Scope for this milestone (decisions.log DEC-0008): dependency
COUNTING/readiness only, no direct producer-to-consumer value
forwarding (§11 frames that as a "quando possibile" optimization, not
a correctness requirement -- deferred until real bandwidth
measurements justify it) and no node-slot reclamation after dispatch
(not exercised by any scenario built so far).
Real synthesis: 0 CHECK problems, 763 LUT4/474 FF/0 DSP/0 CCU2C. Real
place&route (module fits the TRELLIS_IO budget as a bare top-level
this time, no harness needed): Fmax 155.30 MHz, PASS at 80MHz.
Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_013xXuuRUWZScuo1DeYJxs3v
63 lines
3.0 KiB
Plaintext
63 lines
3.0 KiB
Plaintext
# V2 simulation log -- solo append, mai troncato/sovrascritto (vedi README.md)
|
|
# Nessuna entry ancora -- popolato incrementalmente man mano che avanza lo sviluppo V2.
|
|
|
|
[2026-09-05] EXP-0001/EXP-0002 -- hardware/v2/sim/tb_neural_processor.v
|
|
test: 7 cases (16/32/8/8/8/8/64-input jobs; ACT_NONE + ACT_RELU;
|
|
extreme INT8 saturation; back-to-back zero-idle-gap tiles)
|
|
vectors: regular positive, mixed-sign cancellation, extreme INT8
|
|
(-128,-127,-1,0,1,126,127,127 in one 8-lane tile), back-to-back
|
|
jobs, 8-tile (64-input) job
|
|
simulator: Verilator 5.050 (--binary --timing) -- see decisions.log
|
|
DEC-0004 for why Icarus v13.0 is not trusted for this testbench
|
|
cycles: not separately profiled at this milestone (throughput/stall
|
|
cycle counting deferred to M9 per §22)
|
|
PASS/FAIL: 7/7 PASS (ACC_WIDTH=32); 7/7 PASS (ACC_WIDTH=24, EXP-0002)
|
|
bit-exact result: V1.y === V2.result_data for every case, both widths
|
|
stall cycles / memory wait / utilization: N/A (no Memory Manager yet,
|
|
M1 operands fed directly by testbench per the roadmap)
|
|
|
|
[2026-09-05] EXP-0003 -- hardware/v2/sim/tb_neural_processor_array.v
|
|
(N_PROCESSORS=4)
|
|
test: 7 cases (single-processor sanity; 4-way same-cycle concurrent
|
|
launch with different tile counts; staggered-start 2-processor test)
|
|
simulator: Verilator 5.050 (--binary --timing)
|
|
PASS/FAIL: 7/7 PASS
|
|
bit-exact result: N/A at this milestone (hand-computed expected
|
|
values, arithmetic itself already bit-exact-certified vs V1 at M1)
|
|
concurrency: confirmed genuine -- in the staggered test, the
|
|
later-launched, shorter job (processor 1) completes BEFORE the
|
|
earlier-launched, longer job (processor 0), proving independent
|
|
progress rather than serialization.
|
|
|
|
[2026-09-05] EXP-0004 -- hardware/v2/sim/tb_buffers.v
|
|
test: 10 cases across activation_buffer/weight_buffer/result_buffer
|
|
vectors: extreme INT8 (-128, 127, -100, 100), regular values, full
|
|
64-bit tile round-trip (weight_buffer), re-reads confirming earlier
|
|
writes undisturbed
|
|
simulator: Verilator 5.050 (--binary --timing)
|
|
PASS/FAIL: 10/10 PASS
|
|
|
|
[2026-09-05] EXP-0005 -- hardware/v2/sim/tb_memory_manager.v
|
|
test: 3 end-to-end jobs (3-tile/saturating, 1-tile/non-saturating,
|
|
5-tile/steady-state-swap), real V1 PSRAM backend chain (unmodified),
|
|
real M1 neural_processor
|
|
simulator: Verilator 5.050 (--binary --timing)
|
|
PASS/FAIL: 3/3 PASS
|
|
bit-exact result: PSRAM-read-back result byte matches hand-computed
|
|
expectation in every case (independent oracle, not derived from the
|
|
RTL under test)
|
|
cycles: 446 (3 tiles), 166 (1 tile), 728 (5 tiles) -- real PSRAM
|
|
latency dominates, not memory_manager's own control overhead
|
|
|
|
[2026-09-05] EXP-0006 -- hardware/v2/sim/tb_neural_director.v
|
|
test: 4 cases (3-jobs-2-slots first-free dispatch + queueing,
|
|
backpressure fill/recover)
|
|
simulator: Verilator 5.050 (--binary --timing)
|
|
PASS/FAIL: 4/4 PASS
|
|
|
|
[2026-09-05] EXP-0007 -- hardware/v2/sim/tb_dependency_manager.v
|
|
test: 4 cases on a 4-node DAG (2 independent + 1 dual-dependency +
|
|
1 single-dependency-shared-producer)
|
|
simulator: Verilator 5.050 (--binary --timing)
|
|
PASS/FAIL: 4/4 PASS
|