micheleandClaude Sonnet 5 896f56c675 fix: correct byte/word address conversion in neuron_memory_tb preload tasks ...

preload_vector and preload_weights wrote using base as a word address
instead of a byte address (base + (k>>1) instead of (base>>1) + (k>>1)),
misaligning X/W data in PSRAM relative to what int8_memory_access expects.
Also adds a PATTERN test (X=1..32) to exercise mixed even/odd byte reads
and catch this class of bug going forward.

Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01WQV3vS9TXaGDJ5cRfnfidt

2026-09-02 14:08:13 +02:00

docs

working with memory

2026-09-02 13:09:20 +02:00

rtl

working with memory

2026-09-02 13:09:20 +02:00

sim

fix: correct byte/word address conversion in neuron_memory_tb preload tasks

2026-09-02 14:08:13 +02:00

synth/ecp5

working with memory

2026-09-02 13:09:20 +02:00

WORKLOG.md

fix: correct byte/word address conversion in neuron_memory_tb preload tasks

2026-09-02 14:08:13 +02:00

S

Description

No description provided

68 MiB

Languages

Verilog 87.7%

TeX 6.3%

Python 6%