4c59b7e7c8568e1def562e7030d5dbac41f3b7ab
Standalone LaTeX document (docs/latex/datasheet.tex), styled like an ordinary component/module datasheet (features block, ordering info, block diagram, absolute maximum ratings, recommended operating conditions, pin configuration, timing/resource/performance tables, protocol summary, verification status, BOM, open items, revision history). Marked PRELIMINARY throughout -- the board has not been physically fabricated yet, so electrical/thermal ratings not directly measured by this project defer to the underlying component datasheets (Xilinx DS181, Micron DDR3, Winbond W25Q32JV) rather than being invented. Every timing/resource/verification number is real, sourced from actual P&R and simulation results, matching the rest of the project's own "real numbers only" discipline. Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01MUG92aM9m68TRc4rG55BcC
Description
No description provided
68 MiB
Languages
Verilog
87.7%
TeX
6.3%
Python
6%