fix: correct byte/word address conversion in neuron_memory_tb preload tasks

Browse Source

preload_vector and preload_weights wrote using base as a word address
instead of a byte address (base + (k>>1) instead of (base>>1) + (k>>1)),
misaligning X/W data in PSRAM relative to what int8_memory_access expects.
Also adds a PATTERN test (X=1..32) to exercise mixed even/odd byte reads
and catch this class of bug going forward.

Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01WQV3vS9TXaGDJ5cRfnfidt

...

This commit is contained in:

michele

2026-09-02 14:08:13 +02:00

co-authored by Claude Sonnet 5

parent 16769eaa4b

commit 896f56c675

4 changed files with 75645 additions and 23769 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

sim/neuron_memory.vcd

+48109 -1032

File diff suppressed because it is too large Load Diff