Adds a dated review section recording today's actual schematic check against every real ball assignment in this chapter: confirmed-correct items, two real findings needing correction (boot-flash net-name mismatch FGPA/FPGA typo + SCLK/CLK label mismatch that would leave the flash electrically disconnected from the ECP5's config engine; SDRAM CAS#/WE# appearing swapped vs. the verified F7/F9 assignment), and open items not resolvable from the schematic image alone (regulator EN pins, a stray +1V1 label near the VCCAUX ferrite, JTAG pull-up/down array polarity). Also reserves a "PCB module form factor" section (castellated-edge SMD module, ~50x25mm) for the future physical layout. Compiled clean (46 pages, 0 errors). Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_013xXuuRUWZScuo1DeYJxs3v
366 KiB
366 KiB