michele
65a91419a2
Each layout_rules SI requirement (diff/SE Z, skew, max length, spacing, ref plane, vias, layer, return, series R) is one PASS/FAIL/MARGIN finding with FACT and REQUIREMENT. USB/HDMI/PCIe/ETH/LVDS/DDR only; I2C GPIO CC and analog REGN are skipped. No invented 90 Ω.
19 lines
534 B
JSON
19 lines
534 B
JSON
{
|
|
"default_model_version": "1.11.0",
|
|
"extract-pintable": {
|
|
"skill_id": "skill_01VMWPZuvuZAe4LmLbmsNWNY",
|
|
"latest_version": "1784798970179642",
|
|
"display_title": "Extract Pin Table"
|
|
},
|
|
"extract-pattern": {
|
|
"skill_id": "skill_01JuA5xdSJsz2V4dcwzpTRpe",
|
|
"latest_version": "1784798971057751",
|
|
"display_title": "Extract Passive Pattern"
|
|
},
|
|
"extract-specs": {
|
|
"skill_id": "skill_01NHZY6K3tvdbAzBo7eGT8qD",
|
|
"latest_version": "1784798971971891",
|
|
"display_title": "Extract Component Specs"
|
|
}
|
|
}
|