Skip PE-PWR/PE-VIA without datasheet current (2.61.1).
Trace-width vs current runs only with I_load/Imax/I_abs. Missing I is a skip, not INFO INSUFFICIENT, not USB 500 mA, not Iout_max-as-load.
This commit is contained in:
@@ -307,7 +307,7 @@ def test_fb1_blm_is_bead_not_dcr_resistor():
|
||||
assert getattr(dcr.specs, "value_ohms", None) is None
|
||||
|
||||
|
||||
def test_via_current_insufficient_without_i_load():
|
||||
def test_via_current_skips_without_i_load():
|
||||
from backend.periscopex.models import LayoutStackup
|
||||
|
||||
cons = ComponentConstraints(
|
||||
@@ -339,11 +339,9 @@ def test_via_current_insufficient_without_i_load():
|
||||
],
|
||||
)
|
||||
findings = check_pcb_via_current(graph, {"LDO1": cons}, layout)
|
||||
assert findings and findings[0].rule_id == "PE-VIA-001"
|
||||
assert findings[0].evidence_status == "INSUFFICIENT"
|
||||
assert findings == []
|
||||
pwr = check_pcb_power_traces(graph, {"LDO1": cons}, layout)
|
||||
assert pwr and pwr[0].rule_id == "PE-PWR-001"
|
||||
assert pwr[0].evidence_status == "INSUFFICIENT"
|
||||
assert pwr == []
|
||||
|
||||
|
||||
def test_thinking_reasoning_content_echo_still_present():
|
||||
|
||||
Reference in New Issue
Block a user