This website requires JavaScript.
Explore
Help
Register
Sign In
michele
/
FPGA-Neural
Watch
1
Star
0
Fork
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
7eb02ba4bd439d5873af572e875a9a0324b13bfa
FPGA-Neural
/
hardware
/
v2
/
constraints
T
History
michele
ee708775c7
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
...
This reverts commit
59901a4905
.
2026-09-07 19:02:44 +02:00
..
v2_board_top.lpf
Revert "feat: integrate flash
#1
(neural-network data) RTL into V2 top-level"
2026-09-07 19:02:44 +02:00
v2_unified.lpf
V2.0.0 hardware freeze - single SDRAM
2026-09-06 13:39:55 +02:00
