michele/FPGA-Neural
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
Files
55c827bedf7cc3b7203e895512c650d089fe9255
FPGA-Neural/sim/parameter_sweep.vcd
T
micheleandClaude Sonnet 5 55c827bedf feat: PSRAM page-mode reads + graph engine (Type #2) + real pinout/IRQ pins 
PSRAM page-mode read burst support in psram_controller.v: enables the
ISSI IS66WVE4M16EBLL-70BLI's page mode via its configuration-register
software-access sequence at boot (disabled by default on the real
chip), then keeps CE#/OE# asserted after a read so a same-page
continuation only pays tAPA (20ns) instead of a full tAA (70ns)
random access, with automatic tCEM-safe session closing. Only a WRITE
closes the page -- byte-enable changes do not, since
int8_memory_access.v alternates them on nearly every access and an
early implementation attempt that treated them as a close condition
measured a real regression (53.25->61.25 cycles/edge) before being
corrected (53.25->37.53 cycles/edge, +42% gather bandwidth).
sim/psram_model.v gained independent tAPA/tAA and tCEM enforcement
(with a real Verilog same-timestep event-ordering race found and
fixed via a #0 sync) so the regression proves real timing compliance,
not just data correctness. New sim/psram_page_mode_tb.v; full 26-file
regression suite re-run clean. Real nextpnr-ecp5 Fmax re-measured on
the full spi_neuron_top system: 75.73MHz (P2, up from 55.59MHz) and
65.13MHz (P8) -- still under the 80MHz target but not regressed, with
the critical path confirmed (not assumed) to remain entirely inside
neuron_parallel's accumulate chain, never psram_controller.

Also includes this session's other already-validated work: the graph
engine (Type #2 sparse-graph network: act_buffer, graph_engine,
netasm host assembler), real CABGA381 pinout (.lpf, place&route
verified) and physical IRQ_N/DATA_READY_N pins, and Phase 7 timing
closure logs -- all previously uncommitted, documented in WORKLOG.md.

Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01LH3jPeJ3eFMfF2v8SQhpkk
2026-09-03 17:12:05 +02:00

3018 lines
53 KiB
Plaintext
Raw Blame History

$date
Thu Sep 3 17:04:42 2026
$end
$version
Icarus Verilog
$end
$timescale
1ps
$end
$scope module tb $end
$var wire 8 ! y_g [7:0] $end
$var wire 8 " y_f [7:0] $end
$var wire 8 # y_d [7:0] $end
$var wire 8 $ y_a [7:0] $end
$var wire 1 % done_g $end
$var wire 1 & done_f $end
$var wire 1 ' done_d $end
$var wire 1 ( done_a $end
$var wire 1 ) busy_g $end
$var wire 1 * busy_f $end
$var wire 1 + busy_d $end
$var wire 1 , busy_a $end
$var parameter 32 - A_ACC_WIDTH $end
$var parameter 32 . A_DATA_WIDTH $end
$var parameter 32 / A_N_INPUTS $end
$var parameter 32 0 A_PARALLEL $end
$var parameter 32 1 D_ACC_WIDTH $end
$var parameter 32 2 D_DATA_WIDTH $end
$var parameter 32 3 D_N_INPUTS $end
$var parameter 32 4 D_PARALLEL $end
$var parameter 32 5 F_ACC_WIDTH $end
$var parameter 32 6 F_DATA_WIDTH $end
$var parameter 32 7 F_N_INPUTS $end
$var parameter 32 8 F_PARALLEL $end
$var parameter 32 9 G_ACC_WIDTH $end
$var parameter 32 : G_DATA_WIDTH $end
$var parameter 32 ; G_N_INPUTS $end
$var parameter 32 < G_PARALLEL $end
$var reg 8 = bias_a [7:0] $end
$var reg 8 > bias_d [7:0] $end
$var reg 8 ? bias_f [7:0] $end
$var reg 8 @ bias_g [7:0] $end
$var reg 1 A clk $end
$var reg 1 B rst $end
$var reg 1 C start_a $end
$var reg 1 D start_d $end
$var reg 1 E start_f $end
$var reg 1 F start_g $end
$var reg 256 G w_bus_a [255:0] $end
$var reg 512 H w_bus_d [511:0] $end
$var reg 256 I w_bus_f [255:0] $end
$var reg 256 J w_bus_g [255:0] $end
$var reg 256 K x_bus_a [255:0] $end
$var reg 512 L x_bus_d [511:0] $end
$var reg 256 M x_bus_f [255:0] $end
$var reg 256 N x_bus_g [255:0] $end
$var integer 32 O count [31:0] $end
$var integer 32 P errors [31:0] $end
$scope module u_a $end
$var wire 2 Q activation [1:0] $end
$var wire 8 R bias [7:0] $end
$var wire 1 A clk $end
$var wire 1 S final_acc_in_range $end
$var wire 1 T final_acc_le_zero $end
$var wire 1 U final_acc_upper_all0 $end
$var wire 16 V n_inputs_real [15:0] $end
$var wire 1 B rst $end
$var wire 1 C start $end
$var wire 256 W w_bus [255:0] $end
$var wire 256 X x_bus [255:0] $end
$var wire 8 Y y_relu [7:0] $end
$var wire 8 Z y_none [7:0] $end
$var wire 64 [ x_group [63:0] $end
$var wire 64 \ w_group [63:0] $end
$var wire 16 ] groups_real [15:0] $end
$var wire 1 ^ final_acc_upper_all1 $end
$var wire 1 _ final_acc_sign $end
$var wire 32 ` final_acc [31:0] $end
$var wire 32 a bias_ext [31:0] $end
$var wire 32 b acc_next [31:0] $end
$var parameter 32 c ACC_WIDTH $end
$var parameter 2 d ACT_NONE $end
$var parameter 2 e ACT_RELU $end
$var parameter 32 f DATA_WIDTH $end
$var parameter 32 g GROUPS $end
$var parameter 32 h GROUP_INDEX_WIDTH $end
$var parameter 32 i N_INPUTS $end
$var parameter 32 j PARALLEL $end
$var reg 32 k acc [31:0] $end
$var reg 1 , busy $end
$var reg 1 ( done $end
$var reg 1 l finishing $end
$var reg 2 m group_index [1:0] $end
$var reg 8 n y [7:0] $end
$scope module u_mac8 $end
$var wire 32 o acc_in [31:0] $end
$var wire 64 p w_bus [63:0] $end
$var wire 64 q x_bus [63:0] $end
$var wire 32 r acc_out [31:0] $end
$var parameter 32 s ACC_WIDTH $end
$var parameter 32 t DATA_WIDTH $end
$var parameter 32 u PARALLEL $end
$var parameter 32 v TREE_LEVELS $end
$scope begin GEN_MAC[0] $end
$var parameter 2 w i $end
$scope module u_mac $end
$var wire 32 x acc_in [31:0] $end
$var wire 8 y w [7:0] $end
$var wire 8 z x [7:0] $end
$var wire 32 { product_ext [31:0] $end
$var wire 16 | product [15:0] $end
$var wire 32 } acc_out [31:0] $end
$var parameter 32 ~ ACC_WIDTH $end
$var parameter 32 !" DATA_WIDTH $end
$var parameter 64 "" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[1] $end
$var parameter 2 #" i $end
$scope module u_mac $end
$var wire 32 $" acc_in [31:0] $end
$var wire 8 %" w [7:0] $end
$var wire 8 &" x [7:0] $end
$var wire 32 '" product_ext [31:0] $end
$var wire 16 (" product [15:0] $end
$var wire 32 )" acc_out [31:0] $end
$var parameter 32 *" ACC_WIDTH $end
$var parameter 32 +" DATA_WIDTH $end
$var parameter 64 ," PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[2] $end
$var parameter 3 -" i $end
$scope module u_mac $end
$var wire 32 ." acc_in [31:0] $end
$var wire 8 /" w [7:0] $end
$var wire 8 0" x [7:0] $end
$var wire 32 1" product_ext [31:0] $end
$var wire 16 2" product [15:0] $end
$var wire 32 3" acc_out [31:0] $end
$var parameter 32 4" ACC_WIDTH $end
$var parameter 32 5" DATA_WIDTH $end
$var parameter 64 6" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[3] $end
$var parameter 3 7" i $end
$scope module u_mac $end
$var wire 32 8" acc_in [31:0] $end
$var wire 8 9" w [7:0] $end
$var wire 8 :" x [7:0] $end
$var wire 32 ;" product_ext [31:0] $end
$var wire 16 <" product [15:0] $end
$var wire 32 =" acc_out [31:0] $end
$var parameter 32 >" ACC_WIDTH $end
$var parameter 32 ?" DATA_WIDTH $end
$var parameter 64 @" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[4] $end
$var parameter 4 A" i $end
$scope module u_mac $end
$var wire 32 B" acc_in [31:0] $end
$var wire 8 C" w [7:0] $end
$var wire 8 D" x [7:0] $end
$var wire 32 E" product_ext [31:0] $end
$var wire 16 F" product [15:0] $end
$var wire 32 G" acc_out [31:0] $end
$var parameter 32 H" ACC_WIDTH $end
$var parameter 32 I" DATA_WIDTH $end
$var parameter 64 J" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[5] $end
$var parameter 4 K" i $end
$scope module u_mac $end
$var wire 32 L" acc_in [31:0] $end
$var wire 8 M" w [7:0] $end
$var wire 8 N" x [7:0] $end
$var wire 32 O" product_ext [31:0] $end
$var wire 16 P" product [15:0] $end
$var wire 32 Q" acc_out [31:0] $end
$var parameter 32 R" ACC_WIDTH $end
$var parameter 32 S" DATA_WIDTH $end
$var parameter 64 T" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[6] $end
$var parameter 4 U" i $end
$scope module u_mac $end
$var wire 32 V" acc_in [31:0] $end
$var wire 8 W" w [7:0] $end
$var wire 8 X" x [7:0] $end
$var wire 32 Y" product_ext [31:0] $end
$var wire 16 Z" product [15:0] $end
$var wire 32 [" acc_out [31:0] $end
$var parameter 32 \" ACC_WIDTH $end
$var parameter 32 ]" DATA_WIDTH $end
$var parameter 64 ^" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[7] $end
$var parameter 4 _" i $end
$scope module u_mac $end
$var wire 32 `" acc_in [31:0] $end
$var wire 8 a" w [7:0] $end
$var wire 8 b" x [7:0] $end
$var wire 32 c" product_ext [31:0] $end
$var wire 16 d" product [15:0] $end
$var wire 32 e" acc_out [31:0] $end
$var parameter 32 f" ACC_WIDTH $end
$var parameter 32 g" DATA_WIDTH $end
$var parameter 64 h" PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_INPUT[0] $end
$var parameter 2 i" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[1] $end
$var parameter 2 j" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[2] $end
$var parameter 3 k" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[3] $end
$var parameter 3 l" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[4] $end
$var parameter 4 m" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[5] $end
$var parameter 4 n" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[6] $end
$var parameter 4 o" i $end
$upscope $end
$scope begin GEN_TREE_INPUT[7] $end
$var parameter 4 p" i $end
$upscope $end
$scope begin GEN_TREE_LEVEL[0] $end
$var parameter 2 q" level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 r" node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 s" node $end
$upscope $end
$scope begin GEN_TREE_NODE[2] $end
$var parameter 3 t" node $end
$upscope $end
$scope begin GEN_TREE_NODE[3] $end
$var parameter 3 u" node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[1] $end
$var parameter 2 v" level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 w" node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 x" node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[2] $end
$var parameter 3 y" level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 z" node $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_d $end
$var wire 2 {" activation [1:0] $end
$var wire 8 |" bias [7:0] $end
$var wire 1 A clk $end
$var wire 1 }" final_acc_in_range $end
$var wire 1 ~" final_acc_le_zero $end
$var wire 1 !# final_acc_upper_all0 $end
$var wire 16 "# n_inputs_real [15:0] $end
$var wire 1 B rst $end
$var wire 1 D start $end
$var wire 512 ## w_bus [511:0] $end
$var wire 512 $# x_bus [511:0] $end
$var wire 8 %# y_relu [7:0] $end
$var wire 8 &# y_none [7:0] $end
$var wire 256 '# x_group [255:0] $end
$var wire 256 (# w_group [255:0] $end
$var wire 16 )# groups_real [15:0] $end
$var wire 1 *# final_acc_upper_all1 $end
$var wire 1 +# final_acc_sign $end
$var wire 32 ,# final_acc [31:0] $end
$var wire 32 -# bias_ext [31:0] $end
$var wire 32 .# acc_next [31:0] $end
$var parameter 32 /# ACC_WIDTH $end
$var parameter 2 0# ACT_NONE $end
$var parameter 2 1# ACT_RELU $end
$var parameter 32 2# DATA_WIDTH $end
$var parameter 32 3# GROUPS $end
$var parameter 32 4# GROUP_INDEX_WIDTH $end
$var parameter 32 5# N_INPUTS $end
$var parameter 32 6# PARALLEL $end
$var reg 32 7# acc [31:0] $end
$var reg 1 + busy $end
$var reg 1 ' done $end
$var reg 1 8# finishing $end
$var reg 1 9# group_index $end
$var reg 8 :# y [7:0] $end
$scope module u_mac8 $end
$var wire 32 ;# acc_in [31:0] $end
$var wire 256 <# w_bus [255:0] $end
$var wire 256 =# x_bus [255:0] $end
$var wire 32 ># acc_out [31:0] $end
$var parameter 32 ?# ACC_WIDTH $end
$var parameter 32 @# DATA_WIDTH $end
$var parameter 32 A# PARALLEL $end
$var parameter 32 B# TREE_LEVELS $end
$scope begin GEN_MAC[0] $end
$var parameter 2 C# i $end
$scope module u_mac $end
$var wire 32 D# acc_in [31:0] $end
$var wire 8 E# w [7:0] $end
$var wire 8 F# x [7:0] $end
$var wire 32 G# product_ext [31:0] $end
$var wire 16 H# product [15:0] $end
$var wire 32 I# acc_out [31:0] $end
$var parameter 32 J# ACC_WIDTH $end
$var parameter 32 K# DATA_WIDTH $end
$var parameter 64 L# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[1] $end
$var parameter 2 M# i $end
$scope module u_mac $end
$var wire 32 N# acc_in [31:0] $end
$var wire 8 O# w [7:0] $end
$var wire 8 P# x [7:0] $end
$var wire 32 Q# product_ext [31:0] $end
$var wire 16 R# product [15:0] $end
$var wire 32 S# acc_out [31:0] $end
$var parameter 32 T# ACC_WIDTH $end
$var parameter 32 U# DATA_WIDTH $end
$var parameter 64 V# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[2] $end
$var parameter 3 W# i $end
$scope module u_mac $end
$var wire 32 X# acc_in [31:0] $end
$var wire 8 Y# w [7:0] $end
$var wire 8 Z# x [7:0] $end
$var wire 32 [# product_ext [31:0] $end
$var wire 16 \# product [15:0] $end
$var wire 32 ]# acc_out [31:0] $end
$var parameter 32 ^# ACC_WIDTH $end
$var parameter 32 _# DATA_WIDTH $end
$var parameter 64 `# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[3] $end
$var parameter 3 a# i $end
$scope module u_mac $end
$var wire 32 b# acc_in [31:0] $end
$var wire 8 c# w [7:0] $end
$var wire 8 d# x [7:0] $end
$var wire 32 e# product_ext [31:0] $end
$var wire 16 f# product [15:0] $end
$var wire 32 g# acc_out [31:0] $end
$var parameter 32 h# ACC_WIDTH $end
$var parameter 32 i# DATA_WIDTH $end
$var parameter 64 j# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[4] $end
$var parameter 4 k# i $end
$scope module u_mac $end
$var wire 32 l# acc_in [31:0] $end
$var wire 8 m# w [7:0] $end
$var wire 8 n# x [7:0] $end
$var wire 32 o# product_ext [31:0] $end
$var wire 16 p# product [15:0] $end
$var wire 32 q# acc_out [31:0] $end
$var parameter 32 r# ACC_WIDTH $end
$var parameter 32 s# DATA_WIDTH $end
$var parameter 64 t# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[5] $end
$var parameter 4 u# i $end
$scope module u_mac $end
$var wire 32 v# acc_in [31:0] $end
$var wire 8 w# w [7:0] $end
$var wire 8 x# x [7:0] $end
$var wire 32 y# product_ext [31:0] $end
$var wire 16 z# product [15:0] $end
$var wire 32 {# acc_out [31:0] $end
$var parameter 32 |# ACC_WIDTH $end
$var parameter 32 }# DATA_WIDTH $end
$var parameter 64 ~# PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[6] $end
$var parameter 4 !$ i $end
$scope module u_mac $end
$var wire 32 "$ acc_in [31:0] $end
$var wire 8 #$ w [7:0] $end
$var wire 8 $$ x [7:0] $end
$var wire 32 %$ product_ext [31:0] $end
$var wire 16 &$ product [15:0] $end
$var wire 32 '$ acc_out [31:0] $end
$var parameter 32 ($ ACC_WIDTH $end
$var parameter 32 )$ DATA_WIDTH $end
$var parameter 64 *$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[7] $end
$var parameter 4 +$ i $end
$scope module u_mac $end
$var wire 32 ,$ acc_in [31:0] $end
$var wire 8 -$ w [7:0] $end
$var wire 8 .$ x [7:0] $end
$var wire 32 /$ product_ext [31:0] $end
$var wire 16 0$ product [15:0] $end
$var wire 32 1$ acc_out [31:0] $end
$var parameter 32 2$ ACC_WIDTH $end
$var parameter 32 3$ DATA_WIDTH $end
$var parameter 64 4$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[8] $end
$var parameter 5 5$ i $end
$scope module u_mac $end
$var wire 32 6$ acc_in [31:0] $end
$var wire 8 7$ w [7:0] $end
$var wire 8 8$ x [7:0] $end
$var wire 32 9$ product_ext [31:0] $end
$var wire 16 :$ product [15:0] $end
$var wire 32 ;$ acc_out [31:0] $end
$var parameter 32 <$ ACC_WIDTH $end
$var parameter 32 =$ DATA_WIDTH $end
$var parameter 64 >$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[9] $end
$var parameter 5 ?$ i $end
$scope module u_mac $end
$var wire 32 @$ acc_in [31:0] $end
$var wire 8 A$ w [7:0] $end
$var wire 8 B$ x [7:0] $end
$var wire 32 C$ product_ext [31:0] $end
$var wire 16 D$ product [15:0] $end
$var wire 32 E$ acc_out [31:0] $end
$var parameter 32 F$ ACC_WIDTH $end
$var parameter 32 G$ DATA_WIDTH $end
$var parameter 64 H$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[10] $end
$var parameter 5 I$ i $end
$scope module u_mac $end
$var wire 32 J$ acc_in [31:0] $end
$var wire 8 K$ w [7:0] $end
$var wire 8 L$ x [7:0] $end
$var wire 32 M$ product_ext [31:0] $end
$var wire 16 N$ product [15:0] $end
$var wire 32 O$ acc_out [31:0] $end
$var parameter 32 P$ ACC_WIDTH $end
$var parameter 32 Q$ DATA_WIDTH $end
$var parameter 64 R$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[11] $end
$var parameter 5 S$ i $end
$scope module u_mac $end
$var wire 32 T$ acc_in [31:0] $end
$var wire 8 U$ w [7:0] $end
$var wire 8 V$ x [7:0] $end
$var wire 32 W$ product_ext [31:0] $end
$var wire 16 X$ product [15:0] $end
$var wire 32 Y$ acc_out [31:0] $end
$var parameter 32 Z$ ACC_WIDTH $end
$var parameter 32 [$ DATA_WIDTH $end
$var parameter 64 \$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[12] $end
$var parameter 5 ]$ i $end
$scope module u_mac $end
$var wire 32 ^$ acc_in [31:0] $end
$var wire 8 _$ w [7:0] $end
$var wire 8 `$ x [7:0] $end
$var wire 32 a$ product_ext [31:0] $end
$var wire 16 b$ product [15:0] $end
$var wire 32 c$ acc_out [31:0] $end
$var parameter 32 d$ ACC_WIDTH $end
$var parameter 32 e$ DATA_WIDTH $end
$var parameter 64 f$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[13] $end
$var parameter 5 g$ i $end
$scope module u_mac $end
$var wire 32 h$ acc_in [31:0] $end
$var wire 8 i$ w [7:0] $end
$var wire 8 j$ x [7:0] $end
$var wire 32 k$ product_ext [31:0] $end
$var wire 16 l$ product [15:0] $end
$var wire 32 m$ acc_out [31:0] $end
$var parameter 32 n$ ACC_WIDTH $end
$var parameter 32 o$ DATA_WIDTH $end
$var parameter 64 p$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[14] $end
$var parameter 5 q$ i $end
$scope module u_mac $end
$var wire 32 r$ acc_in [31:0] $end
$var wire 8 s$ w [7:0] $end
$var wire 8 t$ x [7:0] $end
$var wire 32 u$ product_ext [31:0] $end
$var wire 16 v$ product [15:0] $end
$var wire 32 w$ acc_out [31:0] $end
$var parameter 32 x$ ACC_WIDTH $end
$var parameter 32 y$ DATA_WIDTH $end
$var parameter 64 z$ PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[15] $end
$var parameter 5 {$ i $end
$scope module u_mac $end
$var wire 32 |$ acc_in [31:0] $end
$var wire 8 }$ w [7:0] $end
$var wire 8 ~$ x [7:0] $end
$var wire 32 !% product_ext [31:0] $end
$var wire 16 "% product [15:0] $end
$var wire 32 #% acc_out [31:0] $end
$var parameter 32 $% ACC_WIDTH $end
$var parameter 32 %% DATA_WIDTH $end
$var parameter 64 &% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[16] $end
$var parameter 6 '% i $end
$scope module u_mac $end
$var wire 32 (% acc_in [31:0] $end
$var wire 8 )% w [7:0] $end
$var wire 8 *% x [7:0] $end
$var wire 32 +% product_ext [31:0] $end
$var wire 16 ,% product [15:0] $end
$var wire 32 -% acc_out [31:0] $end
$var parameter 32 .% ACC_WIDTH $end
$var parameter 32 /% DATA_WIDTH $end
$var parameter 64 0% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[17] $end
$var parameter 6 1% i $end
$scope module u_mac $end
$var wire 32 2% acc_in [31:0] $end
$var wire 8 3% w [7:0] $end
$var wire 8 4% x [7:0] $end
$var wire 32 5% product_ext [31:0] $end
$var wire 16 6% product [15:0] $end
$var wire 32 7% acc_out [31:0] $end
$var parameter 32 8% ACC_WIDTH $end
$var parameter 32 9% DATA_WIDTH $end
$var parameter 64 :% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[18] $end
$var parameter 6 ;% i $end
$scope module u_mac $end
$var wire 32 <% acc_in [31:0] $end
$var wire 8 =% w [7:0] $end
$var wire 8 >% x [7:0] $end
$var wire 32 ?% product_ext [31:0] $end
$var wire 16 @% product [15:0] $end
$var wire 32 A% acc_out [31:0] $end
$var parameter 32 B% ACC_WIDTH $end
$var parameter 32 C% DATA_WIDTH $end
$var parameter 64 D% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[19] $end
$var parameter 6 E% i $end
$scope module u_mac $end
$var wire 32 F% acc_in [31:0] $end
$var wire 8 G% w [7:0] $end
$var wire 8 H% x [7:0] $end
$var wire 32 I% product_ext [31:0] $end
$var wire 16 J% product [15:0] $end
$var wire 32 K% acc_out [31:0] $end
$var parameter 32 L% ACC_WIDTH $end
$var parameter 32 M% DATA_WIDTH $end
$var parameter 64 N% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[20] $end
$var parameter 6 O% i $end
$scope module u_mac $end
$var wire 32 P% acc_in [31:0] $end
$var wire 8 Q% w [7:0] $end
$var wire 8 R% x [7:0] $end
$var wire 32 S% product_ext [31:0] $end
$var wire 16 T% product [15:0] $end
$var wire 32 U% acc_out [31:0] $end
$var parameter 32 V% ACC_WIDTH $end
$var parameter 32 W% DATA_WIDTH $end
$var parameter 64 X% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[21] $end
$var parameter 6 Y% i $end
$scope module u_mac $end
$var wire 32 Z% acc_in [31:0] $end
$var wire 8 [% w [7:0] $end
$var wire 8 \% x [7:0] $end
$var wire 32 ]% product_ext [31:0] $end
$var wire 16 ^% product [15:0] $end
$var wire 32 _% acc_out [31:0] $end
$var parameter 32 `% ACC_WIDTH $end
$var parameter 32 a% DATA_WIDTH $end
$var parameter 64 b% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[22] $end
$var parameter 6 c% i $end
$scope module u_mac $end
$var wire 32 d% acc_in [31:0] $end
$var wire 8 e% w [7:0] $end
$var wire 8 f% x [7:0] $end
$var wire 32 g% product_ext [31:0] $end
$var wire 16 h% product [15:0] $end
$var wire 32 i% acc_out [31:0] $end
$var parameter 32 j% ACC_WIDTH $end
$var parameter 32 k% DATA_WIDTH $end
$var parameter 64 l% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[23] $end
$var parameter 6 m% i $end
$scope module u_mac $end
$var wire 32 n% acc_in [31:0] $end
$var wire 8 o% w [7:0] $end
$var wire 8 p% x [7:0] $end
$var wire 32 q% product_ext [31:0] $end
$var wire 16 r% product [15:0] $end
$var wire 32 s% acc_out [31:0] $end
$var parameter 32 t% ACC_WIDTH $end
$var parameter 32 u% DATA_WIDTH $end
$var parameter 64 v% PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[24] $end
$var parameter 6 w% i $end
$scope module u_mac $end
$var wire 32 x% acc_in [31:0] $end
$var wire 8 y% w [7:0] $end
$var wire 8 z% x [7:0] $end
$var wire 32 {% product_ext [31:0] $end
$var wire 16 |% product [15:0] $end
$var wire 32 }% acc_out [31:0] $end
$var parameter 32 ~% ACC_WIDTH $end
$var parameter 32 !& DATA_WIDTH $end
$var parameter 64 "& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[25] $end
$var parameter 6 #& i $end
$scope module u_mac $end
$var wire 32 $& acc_in [31:0] $end
$var wire 8 %& w [7:0] $end
$var wire 8 && x [7:0] $end
$var wire 32 '& product_ext [31:0] $end
$var wire 16 (& product [15:0] $end
$var wire 32 )& acc_out [31:0] $end
$var parameter 32 *& ACC_WIDTH $end
$var parameter 32 +& DATA_WIDTH $end
$var parameter 64 ,& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[26] $end
$var parameter 6 -& i $end
$scope module u_mac $end
$var wire 32 .& acc_in [31:0] $end
$var wire 8 /& w [7:0] $end
$var wire 8 0& x [7:0] $end
$var wire 32 1& product_ext [31:0] $end
$var wire 16 2& product [15:0] $end
$var wire 32 3& acc_out [31:0] $end
$var parameter 32 4& ACC_WIDTH $end
$var parameter 32 5& DATA_WIDTH $end
$var parameter 64 6& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[27] $end
$var parameter 6 7& i $end
$scope module u_mac $end
$var wire 32 8& acc_in [31:0] $end
$var wire 8 9& w [7:0] $end
$var wire 8 :& x [7:0] $end
$var wire 32 ;& product_ext [31:0] $end
$var wire 16 <& product [15:0] $end
$var wire 32 =& acc_out [31:0] $end
$var parameter 32 >& ACC_WIDTH $end
$var parameter 32 ?& DATA_WIDTH $end
$var parameter 64 @& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[28] $end
$var parameter 6 A& i $end
$scope module u_mac $end
$var wire 32 B& acc_in [31:0] $end
$var wire 8 C& w [7:0] $end
$var wire 8 D& x [7:0] $end
$var wire 32 E& product_ext [31:0] $end
$var wire 16 F& product [15:0] $end
$var wire 32 G& acc_out [31:0] $end
$var parameter 32 H& ACC_WIDTH $end
$var parameter 32 I& DATA_WIDTH $end
$var parameter 64 J& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[29] $end
$var parameter 6 K& i $end
$scope module u_mac $end
$var wire 32 L& acc_in [31:0] $end
$var wire 8 M& w [7:0] $end
$var wire 8 N& x [7:0] $end
$var wire 32 O& product_ext [31:0] $end
$var wire 16 P& product [15:0] $end
$var wire 32 Q& acc_out [31:0] $end
$var parameter 32 R& ACC_WIDTH $end
$var parameter 32 S& DATA_WIDTH $end
$var parameter 64 T& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[30] $end
$var parameter 6 U& i $end
$scope module u_mac $end
$var wire 32 V& acc_in [31:0] $end
$var wire 8 W& w [7:0] $end
$var wire 8 X& x [7:0] $end
$var wire 32 Y& product_ext [31:0] $end
$var wire 16 Z& product [15:0] $end
$var wire 32 [& acc_out [31:0] $end
$var parameter 32 \& ACC_WIDTH $end
$var parameter 32 ]& DATA_WIDTH $end
$var parameter 64 ^& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[31] $end
$var parameter 6 _& i $end
$scope module u_mac $end
$var wire 32 `& acc_in [31:0] $end
$var wire 8 a& w [7:0] $end
$var wire 8 b& x [7:0] $end
$var wire 32 c& product_ext [31:0] $end
$var wire 16 d& product [15:0] $end
$var wire 32 e& acc_out [31:0] $end
$var parameter 32 f& ACC_WIDTH $end
$var parameter 32 g& DATA_WIDTH $end
$var parameter 64 h& PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_INPUT[0] $end
$var parameter 2 i& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[1] $end
$var parameter 2 j& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[2] $end
$var parameter 3 k& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[3] $end
$var parameter 3 l& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[4] $end
$var parameter 4 m& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[5] $end
$var parameter 4 n& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[6] $end
$var parameter 4 o& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[7] $end
$var parameter 4 p& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[8] $end
$var parameter 5 q& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[9] $end
$var parameter 5 r& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[10] $end
$var parameter 5 s& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[11] $end
$var parameter 5 t& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[12] $end
$var parameter 5 u& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[13] $end
$var parameter 5 v& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[14] $end
$var parameter 5 w& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[15] $end
$var parameter 5 x& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[16] $end
$var parameter 6 y& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[17] $end
$var parameter 6 z& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[18] $end
$var parameter 6 {& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[19] $end
$var parameter 6 |& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[20] $end
$var parameter 6 }& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[21] $end
$var parameter 6 ~& i $end
$upscope $end
$scope begin GEN_TREE_INPUT[22] $end
$var parameter 6 !' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[23] $end
$var parameter 6 "' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[24] $end
$var parameter 6 #' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[25] $end
$var parameter 6 $' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[26] $end
$var parameter 6 %' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[27] $end
$var parameter 6 &' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[28] $end
$var parameter 6 '' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[29] $end
$var parameter 6 (' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[30] $end
$var parameter 6 )' i $end
$upscope $end
$scope begin GEN_TREE_INPUT[31] $end
$var parameter 6 *' i $end
$upscope $end
$scope begin GEN_TREE_LEVEL[0] $end
$var parameter 2 +' level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 ,' node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 -' node $end
$upscope $end
$scope begin GEN_TREE_NODE[2] $end
$var parameter 3 .' node $end
$upscope $end
$scope begin GEN_TREE_NODE[3] $end
$var parameter 3 /' node $end
$upscope $end
$scope begin GEN_TREE_NODE[4] $end
$var parameter 4 0' node $end
$upscope $end
$scope begin GEN_TREE_NODE[5] $end
$var parameter 4 1' node $end
$upscope $end
$scope begin GEN_TREE_NODE[6] $end
$var parameter 4 2' node $end
$upscope $end
$scope begin GEN_TREE_NODE[7] $end
$var parameter 4 3' node $end
$upscope $end
$scope begin GEN_TREE_NODE[8] $end
$var parameter 5 4' node $end
$upscope $end
$scope begin GEN_TREE_NODE[9] $end
$var parameter 5 5' node $end
$upscope $end
$scope begin GEN_TREE_NODE[10] $end
$var parameter 5 6' node $end
$upscope $end
$scope begin GEN_TREE_NODE[11] $end
$var parameter 5 7' node $end
$upscope $end
$scope begin GEN_TREE_NODE[12] $end
$var parameter 5 8' node $end
$upscope $end
$scope begin GEN_TREE_NODE[13] $end
$var parameter 5 9' node $end
$upscope $end
$scope begin GEN_TREE_NODE[14] $end
$var parameter 5 :' node $end
$upscope $end
$scope begin GEN_TREE_NODE[15] $end
$var parameter 5 ;' node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[1] $end
$var parameter 2 <' level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 =' node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 >' node $end
$upscope $end
$scope begin GEN_TREE_NODE[2] $end
$var parameter 3 ?' node $end
$upscope $end
$scope begin GEN_TREE_NODE[3] $end
$var parameter 3 @' node $end
$upscope $end
$scope begin GEN_TREE_NODE[4] $end
$var parameter 4 A' node $end
$upscope $end
$scope begin GEN_TREE_NODE[5] $end
$var parameter 4 B' node $end
$upscope $end
$scope begin GEN_TREE_NODE[6] $end
$var parameter 4 C' node $end
$upscope $end
$scope begin GEN_TREE_NODE[7] $end
$var parameter 4 D' node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[2] $end
$var parameter 3 E' level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 F' node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 G' node $end
$upscope $end
$scope begin GEN_TREE_NODE[2] $end
$var parameter 3 H' node $end
$upscope $end
$scope begin GEN_TREE_NODE[3] $end
$var parameter 3 I' node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[3] $end
$var parameter 3 J' level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 K' node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 L' node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[4] $end
$var parameter 4 M' level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 N' node $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_f $end
$var wire 2 O' activation [1:0] $end
$var wire 8 P' bias [7:0] $end
$var wire 1 A clk $end
$var wire 1 Q' final_acc_in_range $end
$var wire 1 R' final_acc_le_zero $end
$var wire 1 S' final_acc_upper_all0 $end
$var wire 16 T' n_inputs_real [15:0] $end
$var wire 1 B rst $end
$var wire 1 E start $end
$var wire 256 U' w_bus [255:0] $end
$var wire 256 V' x_bus [255:0] $end
$var wire 8 W' y_relu [7:0] $end
$var wire 8 X' y_none [7:0] $end
$var wire 16 Y' x_group [15:0] $end
$var wire 16 Z' w_group [15:0] $end
$var wire 16 [' groups_real [15:0] $end
$var wire 1 \' final_acc_upper_all1 $end
$var wire 1 ]' final_acc_sign $end
$var wire 32 ^' final_acc [31:0] $end
$var wire 32 _' bias_ext [31:0] $end
$var wire 32 `' acc_next [31:0] $end
$var parameter 32 a' ACC_WIDTH $end
$var parameter 2 b' ACT_NONE $end
$var parameter 2 c' ACT_RELU $end
$var parameter 32 d' DATA_WIDTH $end
$var parameter 32 e' GROUPS $end
$var parameter 32 f' GROUP_INDEX_WIDTH $end
$var parameter 32 g' N_INPUTS $end
$var parameter 32 h' PARALLEL $end
$var reg 32 i' acc [31:0] $end
$var reg 1 * busy $end
$var reg 1 & done $end
$var reg 1 j' finishing $end
$var reg 4 k' group_index [3:0] $end
$var reg 8 l' y [7:0] $end
$scope module u_mac8 $end
$var wire 32 m' acc_in [31:0] $end
$var wire 16 n' w_bus [15:0] $end
$var wire 16 o' x_bus [15:0] $end
$var wire 32 p' acc_out [31:0] $end
$var parameter 32 q' ACC_WIDTH $end
$var parameter 32 r' DATA_WIDTH $end
$var parameter 32 s' PARALLEL $end
$var parameter 32 t' TREE_LEVELS $end
$scope begin GEN_MAC[0] $end
$var parameter 2 u' i $end
$scope module u_mac $end
$var wire 32 v' acc_in [31:0] $end
$var wire 8 w' w [7:0] $end
$var wire 8 x' x [7:0] $end
$var wire 32 y' product_ext [31:0] $end
$var wire 16 z' product [15:0] $end
$var wire 32 {' acc_out [31:0] $end
$var parameter 32 |' ACC_WIDTH $end
$var parameter 32 }' DATA_WIDTH $end
$var parameter 64 ~' PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[1] $end
$var parameter 2 !( i $end
$scope module u_mac $end
$var wire 32 "( acc_in [31:0] $end
$var wire 8 #( w [7:0] $end
$var wire 8 $( x [7:0] $end
$var wire 32 %( product_ext [31:0] $end
$var wire 16 &( product [15:0] $end
$var wire 32 '( acc_out [31:0] $end
$var parameter 32 (( ACC_WIDTH $end
$var parameter 32 )( DATA_WIDTH $end
$var parameter 64 *( PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_INPUT[0] $end
$var parameter 2 +( i $end
$upscope $end
$scope begin GEN_TREE_INPUT[1] $end
$var parameter 2 ,( i $end
$upscope $end
$scope begin GEN_TREE_LEVEL[0] $end
$var parameter 2 -( level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 .( node $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_g $end
$var wire 2 /( activation [1:0] $end
$var wire 8 0( bias [7:0] $end
$var wire 1 A clk $end
$var wire 1 1( final_acc_in_range $end
$var wire 1 2( final_acc_le_zero $end
$var wire 1 3( final_acc_upper_all0 $end
$var wire 16 4( n_inputs_real [15:0] $end
$var wire 1 B rst $end
$var wire 1 F start $end
$var wire 256 5( w_bus [255:0] $end
$var wire 256 6( x_bus [255:0] $end
$var wire 8 7( y_relu [7:0] $end
$var wire 8 8( y_none [7:0] $end
$var wire 32 9( x_group [31:0] $end
$var wire 32 :( w_group [31:0] $end
$var wire 16 ;( groups_real [15:0] $end
$var wire 1 <( final_acc_upper_all1 $end
$var wire 1 =( final_acc_sign $end
$var wire 32 >( final_acc [31:0] $end
$var wire 32 ?( bias_ext [31:0] $end
$var wire 32 @( acc_next [31:0] $end
$var parameter 32 A( ACC_WIDTH $end
$var parameter 2 B( ACT_NONE $end
$var parameter 2 C( ACT_RELU $end
$var parameter 32 D( DATA_WIDTH $end
$var parameter 32 E( GROUPS $end
$var parameter 32 F( GROUP_INDEX_WIDTH $end
$var parameter 32 G( N_INPUTS $end
$var parameter 32 H( PARALLEL $end
$var reg 32 I( acc [31:0] $end
$var reg 1 ) busy $end
$var reg 1 % done $end
$var reg 1 J( finishing $end
$var reg 3 K( group_index [2:0] $end
$var reg 8 L( y [7:0] $end
$scope module u_mac8 $end
$var wire 32 M( acc_in [31:0] $end
$var wire 32 N( w_bus [31:0] $end
$var wire 32 O( x_bus [31:0] $end
$var wire 32 P( acc_out [31:0] $end
$var parameter 32 Q( ACC_WIDTH $end
$var parameter 32 R( DATA_WIDTH $end
$var parameter 32 S( PARALLEL $end
$var parameter 32 T( TREE_LEVELS $end
$scope begin GEN_MAC[0] $end
$var parameter 2 U( i $end
$scope module u_mac $end
$var wire 32 V( acc_in [31:0] $end
$var wire 8 W( w [7:0] $end
$var wire 8 X( x [7:0] $end
$var wire 32 Y( product_ext [31:0] $end
$var wire 16 Z( product [15:0] $end
$var wire 32 [( acc_out [31:0] $end
$var parameter 32 \( ACC_WIDTH $end
$var parameter 32 ]( DATA_WIDTH $end
$var parameter 64 ^( PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[1] $end
$var parameter 2 _( i $end
$scope module u_mac $end
$var wire 32 `( acc_in [31:0] $end
$var wire 8 a( w [7:0] $end
$var wire 8 b( x [7:0] $end
$var wire 32 c( product_ext [31:0] $end
$var wire 16 d( product [15:0] $end
$var wire 32 e( acc_out [31:0] $end
$var parameter 32 f( ACC_WIDTH $end
$var parameter 32 g( DATA_WIDTH $end
$var parameter 64 h( PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[2] $end
$var parameter 3 i( i $end
$scope module u_mac $end
$var wire 32 j( acc_in [31:0] $end
$var wire 8 k( w [7:0] $end
$var wire 8 l( x [7:0] $end
$var wire 32 m( product_ext [31:0] $end
$var wire 16 n( product [15:0] $end
$var wire 32 o( acc_out [31:0] $end
$var parameter 32 p( ACC_WIDTH $end
$var parameter 32 q( DATA_WIDTH $end
$var parameter 64 r( PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_MAC[3] $end
$var parameter 3 s( i $end
$scope module u_mac $end
$var wire 32 t( acc_in [31:0] $end
$var wire 8 u( w [7:0] $end
$var wire 8 v( x [7:0] $end
$var wire 32 w( product_ext [31:0] $end
$var wire 16 x( product [15:0] $end
$var wire 32 y( acc_out [31:0] $end
$var parameter 32 z( ACC_WIDTH $end
$var parameter 32 {( DATA_WIDTH $end
$var parameter 64 |( PROD_WIDTH $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_INPUT[0] $end
$var parameter 2 }( i $end
$upscope $end
$scope begin GEN_TREE_INPUT[1] $end
$var parameter 2 ~( i $end
$upscope $end
$scope begin GEN_TREE_INPUT[2] $end
$var parameter 3 !) i $end
$upscope $end
$scope begin GEN_TREE_INPUT[3] $end
$var parameter 3 ") i $end
$upscope $end
$scope begin GEN_TREE_LEVEL[0] $end
$var parameter 2 #) level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 $) node $end
$upscope $end
$scope begin GEN_TREE_NODE[1] $end
$var parameter 2 %) node $end
$upscope $end
$upscope $end
$scope begin GEN_TREE_LEVEL[1] $end
$var parameter 2 &) level $end
$scope begin GEN_TREE_NODE[0] $end
$var parameter 2 ') node $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 ')
b1 &)
b1 %)
b0 $)
b0 #)
b11 ")
b10 !)
b1 ~(
b0 }(
b10000 |(
b1000 {(
b100000 z(
b11 s(
b10000 r(
b1000 q(
b100000 p(
b10 i(
b10000 h(
b1000 g(
b100000 f(
b1 _(
b10000 ^(
b1000 ](
b100000 \(
b0 U(
b10 T(
b100 S(
b1000 R(
b100000 Q(
b100 H(
b100000 G(
b11 F(
b1000 E(
b1000 D(
b1 C(
b0 B(
b100000 A(
b0 .(
b0 -(
b1 ,(
b0 +(
b10000 *(
b1000 )(
b100000 ((
b1 !(
b10000 ~'
b1000 }'
b100000 |'
b0 u'
b1 t'
b10 s'
b1000 r'
b100000 q'
b10 h'
b100000 g'
b100 f'
b10000 e'
b1000 d'
b1 c'
b0 b'
b100000 a'
b0 N'
b100 M'
b1 L'
b0 K'
b11 J'
b11 I'
b10 H'
b1 G'
b0 F'
b10 E'
b111 D'
b110 C'
b101 B'
b100 A'
b11 @'
b10 ?'
b1 >'
b0 ='
b1 <'
b1111 ;'
b1110 :'
b1101 9'
b1100 8'
b1011 7'
b1010 6'
b1001 5'
b1000 4'
b111 3'
b110 2'
b101 1'
b100 0'
b11 /'
b10 .'
b1 -'
b0 ,'
b0 +'
b11111 *'
b11110 )'
b11101 ('
b11100 ''
b11011 &'
b11010 %'
b11001 $'
b11000 #'
b10111 "'
b10110 !'
b10101 ~&
b10100 }&
b10011 |&
b10010 {&
b10001 z&
b10000 y&
b1111 x&
b1110 w&
b1101 v&
b1100 u&
b1011 t&
b1010 s&
b1001 r&
b1000 q&
b111 p&
b110 o&
b101 n&
b100 m&
b11 l&
b10 k&
b1 j&
b0 i&
b10000 h&
b1000 g&
b100000 f&
b11111 _&
b10000 ^&
b1000 ]&
b100000 \&
b11110 U&
b10000 T&
b1000 S&
b100000 R&
b11101 K&
b10000 J&
b1000 I&
b100000 H&
b11100 A&
b10000 @&
b1000 ?&
b100000 >&
b11011 7&
b10000 6&
b1000 5&
b100000 4&
b11010 -&
b10000 ,&
b1000 +&
b100000 *&
b11001 #&
b10000 "&
b1000 !&
b100000 ~%
b11000 w%
b10000 v%
b1000 u%
b100000 t%
b10111 m%
b10000 l%
b1000 k%
b100000 j%
b10110 c%
b10000 b%
b1000 a%
b100000 `%
b10101 Y%
b10000 X%
b1000 W%
b100000 V%
b10100 O%
b10000 N%
b1000 M%
b100000 L%
b10011 E%
b10000 D%
b1000 C%
b100000 B%
b10010 ;%
b10000 :%
b1000 9%
b100000 8%
b10001 1%
b10000 0%
b1000 /%
b100000 .%
b10000 '%
b10000 &%
b1000 %%
b100000 $%
b1111 {$
b10000 z$
b1000 y$
b100000 x$
b1110 q$
b10000 p$
b1000 o$
b100000 n$
b1101 g$
b10000 f$
b1000 e$
b100000 d$
b1100 ]$
b10000 \$
b1000 [$
b100000 Z$
b1011 S$
b10000 R$
b1000 Q$
b100000 P$
b1010 I$
b10000 H$
b1000 G$
b100000 F$
b1001 ?$
b10000 >$
b1000 =$
b100000 <$
b1000 5$
b10000 4$
b1000 3$
b100000 2$
b111 +$
b10000 *$
b1000 )$
b100000 ($
b110 !$
b10000 ~#
b1000 }#
b100000 |#
b101 u#
b10000 t#
b1000 s#
b100000 r#
b100 k#
b10000 j#
b1000 i#
b100000 h#
b11 a#
b10000 `#
b1000 _#
b100000 ^#
b10 W#
b10000 V#
b1000 U#
b100000 T#
b1 M#
b10000 L#
b1000 K#
b100000 J#
b0 C#
b101 B#
b100000 A#
b1000 @#
b100000 ?#
b100000 6#
b1000000 5#
b1 4#
b10 3#
b1000 2#
b1 1#
b0 0#
b100000 /#
b0 z"
b10 y"
b1 x"
b0 w"
b1 v"
b11 u"
b10 t"
b1 s"
b0 r"
b0 q"
b111 p"
b110 o"
b101 n"
b100 m"
b11 l"
b10 k"
b1 j"
b0 i"
b10000 h"
b1000 g"
b100000 f"
b111 _"
b10000 ^"
b1000 ]"
b100000 \"
b110 U"
b10000 T"
b1000 S"
b100000 R"
b101 K"
b10000 J"
b1000 I"
b100000 H"
b100 A"
b10000 @"
b1000 ?"
b100000 >"
b11 7"
b10000 6"
b1000 5"
b100000 4"
b10 -"
b10000 ,"
b1000 +"
b100000 *"
b1 #"
b10000 ""
b1000 !"
b100000 ~
b0 w
b11 v
b1000 u
b1000 t
b100000 s
b1000 j
b100000 i
b10 h
b100 g
b1000 f
b1 e
b0 d
b100000 c
b100 <
b100000 ;
b1000 :
b100000 9
b10 8
b100000 7
b1000 6
b100000 5
b100000 4
b1000000 3
b1000 2
b100000 1
b1000 0
b100000 /
b1000 .
b100000 -
$end
#0
$dumpvars
bx y(
bx x(
bx w(
bx v(
bx u(
b0 t(
bx o(
bx n(
bx m(
bx l(
bx k(
b0 j(
bx e(
bx d(
bx c(
bx b(
bx a(
b0 `(
bx [(
bx Z(
bx Y(
bx X(
bx W(
b0 V(
bx P(
bx O(
bx N(
bx M(
bx L(
bx K(
xJ(
bx I(
bx @(
b0 ?(
bx >(
x=(
x<(
b1000 ;(
bx :(
bx 9(
bx 8(
bx 7(
b0 6(
b0 5(
b100000 4(
x3(
x2(
x1(
b0 0(
b1 /(
bx '(
bx &(
bx %(
bx $(
bx #(
b0 "(
bx {'
bx z'
bx y'
bx x'
bx w'
b0 v'
bx p'
bx o'
bx n'
bx m'
bx l'
bx k'
xj'
bx i'
bx `'
b0 _'
bx ^'
x]'
x\'
b10000 ['
bx Z'
bx Y'
bx X'
bx W'
b0 V'
b0 U'
b100000 T'
xS'
xR'
xQ'
b0 P'
b1 O'
bx e&
bx d&
bx c&
bx b&
bx a&
b0 `&
bx [&
bx Z&
bx Y&
bx X&
bx W&
b0 V&
bx Q&
bx P&
bx O&
bx N&
bx M&
b0 L&
bx G&
bx F&
bx E&
bx D&
bx C&
b0 B&
bx =&
bx <&
bx ;&
bx :&
bx 9&
b0 8&
bx 3&
bx 2&
bx 1&
bx 0&
bx /&
b0 .&
bx )&
bx (&
bx '&
bx &&
bx %&
b0 $&
bx }%
bx |%
bx {%
bx z%
bx y%
b0 x%
bx s%
bx r%
bx q%
bx p%
bx o%
b0 n%
bx i%
bx h%
bx g%
bx f%
bx e%
b0 d%
bx _%
bx ^%
bx ]%
bx \%
bx [%
b0 Z%
bx U%
bx T%
bx S%
bx R%
bx Q%
b0 P%
bx K%
bx J%
bx I%
bx H%
bx G%
b0 F%
bx A%
bx @%
bx ?%
bx >%
bx =%
b0 <%
bx 7%
bx 6%
bx 5%
bx 4%
bx 3%
b0 2%
bx -%
bx ,%
bx +%
bx *%
bx )%
b0 (%
bx #%
bx "%
bx !%
bx ~$
bx }$
b0 |$
bx w$
bx v$
bx u$
bx t$
bx s$
b0 r$
bx m$
bx l$
bx k$
bx j$
bx i$
b0 h$
bx c$
bx b$
bx a$
bx `$
bx _$
b0 ^$
bx Y$
bx X$
bx W$
bx V$
bx U$
b0 T$
bx O$
bx N$
bx M$
bx L$
bx K$
b0 J$
bx E$
bx D$
bx C$
bx B$
bx A$
b0 @$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
b0 6$
bx 1$
bx 0$
bx /$
bx .$
bx -$
b0 ,$
bx '$
bx &$
bx %$
bx $$
bx #$
b0 "$
bx {#
bx z#
bx y#
bx x#
bx w#
b0 v#
bx q#
bx p#
bx o#
bx n#
bx m#
b0 l#
bx g#
bx f#
bx e#
bx d#
bx c#
b0 b#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
b0 X#
bx S#
bx R#
bx Q#
bx P#
bx O#
b0 N#
bx I#
bx H#
bx G#
bx F#
bx E#
b0 D#
bx >#
bx =#
bx <#
bx ;#
bx :#
x9#
x8#
bx 7#
bx .#
b0 -#
bx ,#
x+#
x*#
b10 )#
bx (#
bx '#
bx &#
bx %#
b0 $#
b0 ##
b1000000 "#
x!#
x~"
x}"
b0 |"
b1 {"
bx e"
bx d"
bx c"
bx b"
bx a"
b0 `"
bx ["
bx Z"
bx Y"
bx X"
bx W"
b0 V"
bx Q"
bx P"
bx O"
bx N"
bx M"
b0 L"
bx G"
bx F"
bx E"
bx D"
bx C"
b0 B"
bx ="
bx <"
bx ;"
bx :"
bx 9"
b0 8"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
b0 ."
bx )"
bx ("
bx '"
bx &"
bx %"
b0 $"
bx }
bx |
bx {
bx z
bx y
b0 x
bx r
bx q
bx p
bx o
bx n
bx m
xl
bx k
bx b
b0 a
bx `
x_
x^
b100 ]
bx \
bx [
bx Z
bx Y
b0 X
b0 W
b100000 V
xU
xT
xS
b0 R
b1 Q
b0 P
bx O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
0F
0E
0D
0C
1B
0A
b0 @
b0 ?
b0 >
b0 =
x,
x+
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#5000
b0 b
b0 r
b0 }
b0 )"
b0 3"
b0 ="
b0 G"
b0 Q"
b0 ["
b0 e"
b0 .#
b0 >#
b0 I#
b0 S#
b0 ]#
b0 g#
b0 q#
b0 {#
b0 '$
b0 1$
b0 ;$
b0 E$
b0 O$
b0 Y$
b0 c$
b0 m$
b0 w$
b0 #%
b0 -%
b0 7%
b0 A%
b0 K%
b0 U%
b0 _%
b0 i%
b0 s%
b0 }%
b0 )&
b0 3&
b0 =&
b0 G&
b0 Q&
b0 [&
b0 e&
b0 `'
b0 p'
b0 {'
b0 '(
b0 @(
b0 P(
b0 [(
b0 e(
b0 o(
b0 y(
b0 Z
1S
b0 Y
b0 {
b0 '"
b0 1"
b0 ;"
b0 E"
b0 O"
b0 Y"
b0 c"
b0 &#
1}"
b0 %#
b0 G#
b0 Q#
b0 [#
b0 e#
b0 o#
b0 y#
b0 %$
b0 /$
b0 9$
b0 C$
b0 M$
b0 W$
b0 a$
b0 k$
b0 u$
b0 !%
b0 +%
b0 5%
b0 ?%
b0 I%
b0 S%
b0 ]%
b0 g%
b0 q%
b0 {%
b0 '&
b0 1&
b0 ;&
b0 E&
b0 O&
b0 Y&
b0 c&
b0 X'
1Q'
b0 W'
b0 y'
b0 %(
b0 8(
11(
b0 7(
b0 Y(
b0 c(
b0 m(
b0 w(
1U
1T
b0 |
b0 z
b0 ("
b0 &"
b0 2"
b0 0"
b0 <"
b0 :"
b0 F"
b0 D"
b0 P"
b0 N"
b0 Z"
b0 X"
b0 d"
b0 b"
b0 y
b0 %"
b0 /"
b0 9"
b0 C"
b0 M"
b0 W"
b0 a"
1!#
1~"
b0 H#
b0 F#
b0 R#
b0 P#
b0 \#
b0 Z#
b0 f#
b0 d#
b0 p#
b0 n#
b0 z#
b0 x#
b0 &$
b0 $$
b0 0$
b0 .$
b0 :$
b0 8$
b0 D$
b0 B$
b0 N$
b0 L$
b0 X$
b0 V$
b0 b$
b0 `$
b0 l$
b0 j$
b0 v$
b0 t$
b0 "%
b0 ~$
b0 ,%
b0 *%
b0 6%
b0 4%
b0 @%
b0 >%
b0 J%
b0 H%
b0 T%
b0 R%
b0 ^%
b0 \%
b0 h%
b0 f%
b0 r%
b0 p%
b0 |%
b0 z%
b0 (&
b0 &&
b0 2&
b0 0&
b0 <&
b0 :&
b0 F&
b0 D&
b0 P&
b0 N&
b0 Z&
b0 X&
b0 d&
b0 b&
b0 E#
b0 O#
b0 Y#
b0 c#
b0 m#
b0 w#
b0 #$
b0 -$
b0 7$
b0 A$
b0 K$
b0 U$
b0 _$
b0 i$
b0 s$
b0 }$
b0 )%
b0 3%
b0 =%
b0 G%
b0 Q%
b0 [%
b0 e%
b0 o%
b0 y%
b0 %&
b0 /&
b0 9&
b0 C&
b0 M&
b0 W&
b0 a&
1S'
1R'
b0 z'
b0 x'
b0 &(
b0 $(
b0 w'
b0 #(
13(
12(
b0 Z(
b0 X(
b0 d(
b0 b(
b0 n(
b0 l(
b0 x(
b0 v(
b0 W(
b0 a(
b0 k(
b0 u(
0_
0^
b0 [
b0 q
b0 \
b0 p
0+#
0*#
b0 '#
b0 =#
b0 (#
b0 <#
0]'
0\'
b0 Y'
b0 o'
b0 Z'
b0 n'
0=(
0<(
b0 9(
b0 O(
b0 :(
b0 N(
0l
0(
0,
b0 $
b0 n
b0 `
b0 k
b0 o
b0 m
08#
0'
0+
b0 #
b0 :#
b0 ,#
b0 7#
b0 ;#
09#
0j'
0&
0*
b0 "
b0 l'
b0 ^'
b0 i'
b0 m'
b0 k'
0J(
0%
0)
b0 !
b0 L(
b0 >(
b0 I(
b0 M(
b0 K(
1A
#10000
0A
#15000
b1 e"
b1 c"
b1 ["
b1 Y"
b1 Q"
b1 O"
b1 G"
b1 E"
b1 ="
b1 ;"
b1 3"
b1 1"
b1 )"
b1 '"
b1000 b
b1000 r
b1 }
b1 {
b1 d"
b1 a"
b1 b"
b1 Z"
b1 W"
b1 X"
b1 P"
b1 M"
b1 N"
b1 F"
b1 C"
b1 D"
b1 <"
b1 9"
b1 :"
b1 2"
b1 /"
b1 0"
b1 ("
b1 %"
b1 &"
b1 |
b1 y
b1 z
b100000001000000010000000100000001000000010000000100000001 \
b100000001000000010000000100000001000000010000000100000001 p
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 G
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 W
b100000001000000010000000100000001000000010000000100000001 [
b100000001000000010000000100000001000000010000000100000001 q
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 K
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 X
b100000 O
0B
1A
#20000
0A
#25000
1C
1A
#30000
0A
#35000
0C
1,
1A
#40000
0A
#45000
b1000 Y
0T
b1000 Z
b1 m
b1000 `
b10000 b
b10000 r
b1000 k
b1000 o
1A
#50000
0A
#55000
b10000 Y
b10000 Z
b10 m
b10000 `
b11000 b
b11000 r
b10000 k
b10000 o
1A
#60000
0A
#65000
b11000 Y
b11000 Z
b11 m
b11000 `
b100000 b
b100000 r
b11000 k
b11000 o
1A
#70000
0A
#75000
b100000 Y
b100000 Z
1l
b100000 `
b101000 b
b101000 r
b100000 k
b100000 o
1A
#80000
0A
#85000
0l
1(
0,
b100000 $
b100000 n
1A
#90000
0A
#95000
0(
b1 e&
b1 c&
b1 [&
b1 Y&
b1 Q&
b1 O&
b1 G&
b1 E&
b1 =&
b1 ;&
b1 3&
b1 1&
b1 )&
b1 '&
b1 }%
b1 {%
b1 s%
b1 q%
b1 i%
b1 g%
b1 _%
b1 ]%
b1 U%
b1 S%
b1 K%
b1 I%
b1 A%
b1 ?%
b1 7%
b1 5%
b1 -%
b1 +%
b1 #%
b1 !%
b1 w$
b1 u$
b1 m$
b1 k$
b1 c$
b1 a$
b1 Y$
b1 W$
b1 O$
b1 M$
b1 E$
b1 C$
b1 ;$
b1 9$
b1 1$
b1 /$
b1 '$
b1 %$
b1 {#
b1 y#
b1 q#
b1 o#
b1 g#
b1 e#
b1 ]#
b1 [#
b1 S#
b1 Q#
b100000 .#
b100000 >#
b1 I#
b1 G#
b1 d&
b1 a&
b1 b&
b1 Z&
b1 W&
b1 X&
b1 P&
b1 M&
b1 N&
b1 F&
b1 C&
b1 D&
b1 <&
b1 9&
b1 :&
b1 2&
b1 /&
b1 0&
b1 (&
b1 %&
b1 &&
b1 |%
b1 y%
b1 z%
b1 r%
b1 o%
b1 p%
b1 h%
b1 e%
b1 f%
b1 ^%
b1 [%
b1 \%
b1 T%
b1 Q%
b1 R%
b1 J%
b1 G%
b1 H%
b1 @%
b1 =%
b1 >%
b1 6%
b1 3%
b1 4%
b1 ,%
b1 )%
b1 *%
b1 "%
b1 }$
b1 ~$
b1 v$
b1 s$
b1 t$
b1 l$
b1 i$
b1 j$
b1 b$
b1 _$
b1 `$
b1 X$
b1 U$
b1 V$
b1 N$
b1 K$
b1 L$
b1 D$
b1 A$
b1 B$
b1 :$
b1 7$
b1 8$
b1 0$
b1 -$
b1 .$
b1 &$
b1 #$
b1 $$
b1 z#
b1 w#
b1 x#
b1 p#
b1 m#
b1 n#
b1 f#
b1 c#
b1 d#
b1 \#
b1 Y#
b1 Z#
b1 R#
b1 O#
b1 P#
b1 H#
b1 E#
b1 F#
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 (#
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 <#
b1000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 H
b1000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 ##
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 '#
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 =#
b1000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 L
b1000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 $#
b1000000 O
1A
#100000
0A
#105000
1D
1A
#110000
0A
#115000
1+
0D
1A
#120000
0A
#125000
b100000 %#
0~"
b100000 &#
19#
b100000 ,#
b1000000 .#
b1000000 >#
b100000 7#
b100000 ;#
1A
#130000
0A
#135000
b1000000 %#
b1000000 &#
18#
b1000000 ,#
b1100000 .#
b1100000 >#
b1000000 7#
b1000000 ;#
1A
#140000
0A
#145000
08#
1'
0+
b1000000 #
b1000000 :#
1A
#150000
0A
#155000
0'
b1 '(
b1 %(
b10 `'
b10 p'
b1 {'
b1 y'
b1 &(
b1 #(
b1 $(
b1 z'
b1 w'
b1 x'
b100000001 Z'
b100000001 n'
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 I
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 U'
b100000001 Y'
b100000001 o'
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 M
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 V'
b100000 O
1A
#160000
0A
#165000
1E
1A
#170000
0A
#175000
1*
0E
1A
#180000
0A
#185000
b10 W'
0R'
b10 X'
b1 k'
b10 ^'
b100 `'
b100 p'
b10 i'
b10 m'
1A
#190000
0A
#195000
b100 W'
b100 X'
b10 k'
b100 ^'
b110 `'
b110 p'
b100 i'
b100 m'
1A
#200000
0A
#205000
b110 W'
b110 X'
b11 k'
b110 ^'
b1000 `'
b1000 p'
b110 i'
b110 m'
1A
#210000
0A
#215000
b1000 W'
b1000 X'
b100 k'
b1000 ^'
b1010 `'
b1010 p'
b1000 i'
b1000 m'
1A
#220000
0A
#225000
b1010 W'
b1010 X'
b101 k'
b1010 ^'
b1100 `'
b1100 p'
b1010 i'
b1010 m'
1A
#230000
0A
#235000
b1100 W'
b1100 X'
b110 k'
b1100 ^'
b1110 `'
b1110 p'
b1100 i'
b1100 m'
1A
#240000
0A
#245000
b1110 W'
b1110 X'
b111 k'
b1110 ^'
b10000 `'
b10000 p'
b1110 i'
b1110 m'
1A
#250000
0A
#255000
b10000 W'
b10000 X'
b1000 k'
b10000 ^'
b10010 `'
b10010 p'
b10000 i'
b10000 m'
1A
#260000
0A
#265000
b10010 W'
b10010 X'
b1001 k'
b10010 ^'
b10100 `'
b10100 p'
b10010 i'
b10010 m'
1A
#270000
0A
#275000
b10100 W'
b10100 X'
b1010 k'
b10100 ^'
b10110 `'
b10110 p'
b10100 i'
b10100 m'
1A
#280000
0A
#285000
b10110 W'
b10110 X'
b1011 k'
b10110 ^'
b11000 `'
b11000 p'
b10110 i'
b10110 m'
1A
#290000
0A
#295000
b11000 W'
b11000 X'
b1100 k'
b11000 ^'
b11010 `'
b11010 p'
b11000 i'
b11000 m'
1A
#300000
0A
#305000
b11010 W'
b11010 X'
b1101 k'
b11010 ^'
b11100 `'
b11100 p'
b11010 i'
b11010 m'
1A
#310000
0A
#315000
b11100 W'
b11100 X'
b1110 k'
b11100 ^'
b11110 `'
b11110 p'
b11100 i'
b11100 m'
1A
#320000
0A
#325000
b11110 W'
b11110 X'
b1111 k'
b11110 ^'
b100000 `'
b100000 p'
b11110 i'
b11110 m'
1A
#330000
0A
#335000
b100000 W'
b100000 X'
1j'
b100000 ^'
b100010 `'
b100010 p'
b100000 i'
b100000 m'
1A
#340000
0A
#345000
0j'
1&
0*
b100000 "
b100000 l'
1A
#350000
0A
#355000
0&
b1 y(
b1 w(
b1 o(
b1 m(
b1 e(
b1 c(
b100 @(
b100 P(
b1 [(
b1 Y(
b1 x(
b1 u(
b1 v(
b1 n(
b1 k(
b1 l(
b1 d(
b1 a(
b1 b(
b1 Z(
b1 W(
b1 X(
b1000000010000000100000001 :(
b1000000010000000100000001 N(
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 J
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 5(
b1000000010000000100000001 9(
b1000000010000000100000001 O(
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 N
b100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 6(
b100000 O
1A
#360000
0A
#365000
1F
1A
#370000
0A
#375000
1)
0F
1A
#380000
0A
#385000
b100 7(
02(
b100 8(
b1 K(
b100 >(
b1000 @(
b1000 P(
b100 I(
b100 M(
1A
#390000
0A
#395000
b1000 7(
b1000 8(
b10 K(
b1000 >(
b1100 @(
b1100 P(
b1000 I(
b1000 M(
1A
#400000
0A
#405000
b1100 7(
b1100 8(
b11 K(
b1100 >(
b10000 @(
b10000 P(
b1100 I(
b1100 M(
1A
#410000
0A
#415000
b10000 7(
b10000 8(
b100 K(
b10000 >(
b10100 @(
b10100 P(
b10000 I(
b10000 M(
1A
#420000
0A
#425000
b10100 7(
b10100 8(
b101 K(
b10100 >(
b11000 @(
b11000 P(
b10100 I(
b10100 M(
1A
#430000
0A
#435000
b11000 7(
b11000 8(
b110 K(
b11000 >(
b11100 @(
b11100 P(
b11000 I(
b11000 M(
1A
#440000
0A
#445000
b11100 7(
b11100 8(
b111 K(
b11100 >(
b100000 @(
b100000 P(
b11100 I(
b11100 M(
1A
#450000
0A
#455000
b100000 7(
b100000 8(
1J(
b100000 >(
b100100 @(
b100100 P(
b100000 I(
b100000 M(
1A
#460000
0A
#465000
0J(
1%
0)
b100000 !
b100000 L(
1A
#470000
0A
#475000
0%
1A
Reference in New Issue View Git Blame Copy Permalink