Logo
Explore Help
Register Sign In
michele/FPGA-Neural
Watch 1
Star 0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
Files
1efd63912f88ae388041136c28ff4a9359b67cd9
FPGA-Neural/hardware/v2/nms
T
History
michele ee708775c7 Revert "feat: integrate flash #1 (neural-network data) RTL into V2 top-level"
This reverts commit 59901a4905.
2026-09-07 19:02:44 +02:00
..
reports
V2.0.0 hardware freeze - single SDRAM
2026-09-06 13:39:55 +02:00
rtl
Revert "feat: integrate flash #1 (neural-network data) RTL into V2 top-level"
2026-09-07 19:02:44 +02:00
sim
Revert "feat: integrate flash #1 (neural-network data) RTL into V2 top-level"
2026-09-07 19:02:44 +02:00
synthesis
V2.0.0 hardware freeze - single SDRAM
2026-09-06 13:39:55 +02:00
Powered by Gitea Version: 1.27.3 Page: 17ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API