{ "creator": "Yosys 0.68+post (git sha1 c12172fbae8af5e20f6fb52e3d4e92d56ed587b6, Release, AppleClang clang++ 21.0.0.21000101)", "modules": { "$__ABC9_DELAY": { "attributes": { "abc9_box_id": "00000000000000000000000000000011", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.1-7.10" }, "parameter_default_values": { "DELAY": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { "$specify$14666": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000000000", "T_FALL_MIN": "00000000000000000000000000000000", "T_FALL_TYP": "00000000000000000000000000000000", "T_RISE_MAX": "00000000000000000000000000000000", "T_RISE_MIN": "00000000000000000000000000000000", "T_RISE_TYP": "00000000000000000000000000000000" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:5.5-5.22" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 3 ], "EN": [ "1" ], "SRC": [ 2 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.29-2.30" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.39-2.40" } } } }, "$__ABC9_SCC_BREAKER": { "attributes": { "dynports": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.1-11.10" }, "parameter_default_values": { "WIDTH": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "offset": -1, "upto": 1, "bits": [ 2, 3 ] }, "O": { "direction": "output", "offset": -1, "upto": 1, "bits": [ 4, 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2, 3 ], "offset": -1, "upto": 1, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.47-9.48" } }, "O": { "hide_name": 0, "bits": [ 4, 5 ], "offset": -1, "upto": 1, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.69-9.70" } } } }, "$__DFF_N__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000010", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.1-20.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.36-14.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.39-14.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.42-14.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.52-14.54" } } } }, "$__DFF_P__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.1-29.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.36-23.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.39-23.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.42-23.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.52-23.54" } } } }, "$paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\\CCU2C": { "attributes": { "abc9_box_id": "00000000000000000000000000000100", "blackbox": "00000000000000000000000000000001", "hdlname": "CCU2C", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10" }, "parameter_default_values": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "ports": { "CIN": { "direction": "input", "bits": [ 2 ] }, "A0": { "direction": "input", "bits": [ 3 ] }, "B0": { "direction": "input", "bits": [ 4 ] }, "C0": { "direction": "input", "bits": [ 5 ] }, "D0": { "direction": "input", "bits": [ 6 ] }, "A1": { "direction": "input", "bits": [ 7 ] }, "B1": { "direction": "input", "bits": [ 8 ] }, "C1": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "S0": { "direction": "output", "bits": [ 11 ] }, "S1": { "direction": "output", "bits": [ 12 ] }, "COUT": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11" } }, "A1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27" } }, "B0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15" } }, "B1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31" } }, "C0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19" } }, "C1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35" } }, "CIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12" } }, "COUT": { "hide_name": 0, "bits": [ 13 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "D0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39" } }, "S0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11" } }, "S1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15" } } } }, "\\$__ABC9_LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000010", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.1-30.10" }, "ports": { "M0": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "B": { "direction": "input", "bits": [ 5 ] }, "A": { "direction": "input", "bits": [ 6 ] }, "Z": { "direction": "output", "bits": [ 7 ] } }, "cells": { "$specify$557": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010111", "T_FALL_MIN": "00000000000000000000000010010111", "T_FALL_TYP": "00000000000000000000000010010111", "T_RISE_MAX": "00000000000000000000000010010111", "T_RISE_MIN": "00000000000000000000000010010111", "T_RISE_TYP": "00000000000000000000000010010111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:24.9-24.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$558": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011101111", "T_FALL_MIN": "00000000000000000000000011101111", "T_FALL_TYP": "00000000000000000000000011101111", "T_RISE_MAX": "00000000000000000000000011101111", "T_RISE_MIN": "00000000000000000000000011101111", "T_RISE_TYP": "00000000000000000000000011101111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:25.9-25.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$559": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101110101", "T_FALL_MIN": "00000000000000000000000101110101", "T_FALL_TYP": "00000000000000000000000101110101", "T_RISE_MAX": "00000000000000000000000101110101", "T_RISE_MIN": "00000000000000000000000101110101", "T_RISE_TYP": "00000000000000000000000101110101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:26.9-26.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$560": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:27.9-27.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$561": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:28.9-28.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 6 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.42-22.43" } }, "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.39-22.40" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.36-22.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.33-22.34" } }, "M0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.29-22.31" } }, "Z": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.52-22.53" } } } }, "\\$__ABC9_LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000100", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.1-45.10" }, "ports": { "M1": { "direction": "input", "bits": [ 2 ] }, "M0": { "direction": "input", "bits": [ 3 ] }, "D": { "direction": "input", "bits": [ 4 ] }, "C": { "direction": "input", "bits": [ 5 ] }, "B": { "direction": "input", "bits": [ 6 ] }, "A": { "direction": "input", "bits": [ 7 ] }, "Z": { "direction": "output", "bits": [ 8 ] } }, "cells": { "$specify$562": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:38.9-38.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$563": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100100", "T_FALL_MIN": "00000000000000000000000100100100", "T_FALL_TYP": "00000000000000000000000100100100", "T_RISE_MAX": "00000000000000000000000100100100", "T_RISE_MIN": "00000000000000000000000100100100", "T_RISE_TYP": "00000000000000000000000100100100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:39.9-39.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$564": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111100", "T_FALL_MIN": "00000000000000000000000101111100", "T_FALL_TYP": "00000000000000000000000101111100", "T_RISE_MAX": "00000000000000000000000101111100", "T_RISE_MIN": "00000000000000000000000101111100", "T_RISE_TYP": "00000000000000000000000101111100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:40.9-40.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$565": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000010", "T_FALL_MIN": "00000000000000000000001000000010", "T_FALL_TYP": "00000000000000000000001000000010", "T_RISE_MAX": "00000000000000000000001000000010", "T_RISE_MIN": "00000000000000000000001000000010", "T_RISE_TYP": "00000000000000000000001000000010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:41.9-41.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$566": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:42.9-42.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$567": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:43.9-43.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 7 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.46-36.47" } }, "B": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.43-36.44" } }, "C": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.40-36.41" } }, "D": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.37-36.38" } }, "M0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.33-36.35" } }, "M1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.29-36.31" } }, "Z": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.56-36.57" } } } }, "\\$__ABC9_LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000001000", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.1-61.10" }, "ports": { "M2": { "direction": "input", "bits": [ 2 ] }, "M1": { "direction": "input", "bits": [ 3 ] }, "M0": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "C": { "direction": "input", "bits": [ 6 ] }, "B": { "direction": "input", "bits": [ 7 ] }, "A": { "direction": "input", "bits": [ 8 ] }, "Z": { "direction": "output", "bits": [ 9 ] } }, "cells": { "$specify$568": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:53.9-53.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$569": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100001", "T_FALL_MIN": "00000000000000000000000100100001", "T_FALL_TYP": "00000000000000000000000100100001", "T_RISE_MAX": "00000000000000000000000100100001", "T_RISE_MIN": "00000000000000000000000100100001", "T_RISE_TYP": "00000000000000000000000100100001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:54.9-54.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$570": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110110001", "T_FALL_MIN": "00000000000000000000000110110001", "T_FALL_TYP": "00000000000000000000000110110001", "T_RISE_MAX": "00000000000000000000000110110001", "T_RISE_MIN": "00000000000000000000000110110001", "T_RISE_TYP": "00000000000000000000000110110001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:55.9-55.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$571": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000001001", "T_FALL_MIN": "00000000000000000000001000001001", "T_FALL_TYP": "00000000000000000000001000001001", "T_RISE_MAX": "00000000000000000000001000001001", "T_RISE_MIN": "00000000000000000000001000001001", "T_RISE_TYP": "00000000000000000000001000001001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:56.9-56.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$572": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010001111", "T_FALL_MIN": "00000000000000000000001010001111", "T_FALL_TYP": "00000000000000000000001010001111", "T_RISE_MAX": "00000000000000000000001010001111", "T_RISE_MIN": "00000000000000000000001010001111", "T_RISE_TYP": "00000000000000000000001010001111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:57.9-57.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$573": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:58.9-58.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$574": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:59.9-59.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 8 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.50-51.51" } }, "B": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.47-51.48" } }, "C": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.44-51.45" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.41-51.42" } }, "M0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.37-51.39" } }, "M1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.33-51.35" } }, "M2": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.29-51.31" } }, "Z": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.60-51.61" } } } }, "ALU54B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:489.1-1007.10" }, "parameter_default_values": { "CLK0_DIV": "ENABLED", "CLK1_DIV": "ENABLED", "CLK2_DIV": "ENABLED", "CLK3_DIV": "ENABLED", "FORCE_ZERO_BARREL_SHIFT": "DISABLED", "GSR": "ENABLED", "LEGACY": "DISABLED", "MASK01": "0x00000000000000 ", "MASKPAT": "0x00000000000000 ", "MASKPAT_SOURCE": "STATIC", "MCPAT": "0x00000000000000 ", "MCPAT_SOURCE": "STATIC", "MULT9_MODE": "DISABLED", "REG_FLAG_CE": "CE0", "REG_FLAG_CLK": "NONE", "REG_FLAG_RST": "RST0", "REG_INPUTC0_CE": "CE0", "REG_INPUTC0_CLK": "NONE", "REG_INPUTC0_RST": "RST0", "REG_INPUTC1_CE": "CE0", "REG_INPUTC1_CLK": "NONE", "REG_INPUTC1_RST": "RST0", "REG_INPUTCFB_CE": "CE0", "REG_INPUTCFB_CLK": "NONE", "REG_INPUTCFB_RST": "RST0", "REG_OPCODEIN_0_CE": "CE0", "REG_OPCODEIN_0_CLK": "NONE", "REG_OPCODEIN_0_RST": "RST0", "REG_OPCODEIN_1_CE": "CE0", "REG_OPCODEIN_1_CLK": "NONE", "REG_OPCODEIN_1_RST": "RST0", "REG_OPCODEOP0_0_CE": "CE0", "REG_OPCODEOP0_0_CLK": "NONE", "REG_OPCODEOP0_0_RST": "RST0", "REG_OPCODEOP0_1_CE": "CE0", "REG_OPCODEOP0_1_CLK": "NONE", "REG_OPCODEOP0_1_RST": "RST0", "REG_OPCODEOP1_0_CLK": "NONE", "REG_OPCODEOP1_1_CLK": "NONE", "REG_OUTPUT0_CE": "CE0", "REG_OUTPUT0_CLK": "NONE", "REG_OUTPUT0_RST": "RST0", "REG_OUTPUT1_CE": "CE0", "REG_OUTPUT1_CLK": "NONE", "REG_OUTPUT1_RST": "RST0", "RESETMODE": "SYNC", "RNDPAT": "0x00000000000000 " }, "ports": { "CE3": { "direction": "input", "bits": [ 2 ] }, "CE2": { "direction": "input", "bits": [ 3 ] }, "CE1": { "direction": "input", "bits": [ 4 ] }, "CE0": { "direction": "input", "bits": [ 5 ] }, "CLK3": { "direction": "input", "bits": [ 6 ] }, "CLK2": { "direction": "input", "bits": [ 7 ] }, "CLK1": { "direction": "input", "bits": [ 8 ] }, "CLK0": { "direction": "input", "bits": [ 9 ] }, "RST3": { "direction": "input", "bits": [ 10 ] }, "RST2": { "direction": "input", "bits": [ 11 ] }, "RST1": { "direction": "input", "bits": [ 12 ] }, "RST0": { "direction": "input", "bits": [ 13 ] }, "SIGNEDIA": { "direction": "input", "bits": [ 14 ] }, "SIGNEDIB": { "direction": "input", "bits": [ 15 ] }, "SIGNEDCIN": { "direction": "input", "bits": [ 16 ] }, "A35": { "direction": "input", "bits": [ 17 ] }, "A34": { "direction": "input", "bits": [ 18 ] }, "A33": { "direction": "input", "bits": [ 19 ] }, "A32": { "direction": "input", "bits": [ 20 ] }, "A31": { "direction": "input", "bits": [ 21 ] }, "A30": { "direction": "input", "bits": [ 22 ] }, "A29": { "direction": "input", "bits": [ 23 ] }, "A28": { "direction": "input", "bits": [ 24 ] }, "A27": { "direction": "input", "bits": [ 25 ] }, "A26": { "direction": "input", "bits": [ 26 ] }, "A25": { "direction": "input", "bits": [ 27 ] }, "A24": { "direction": "input", "bits": [ 28 ] }, "A23": { "direction": "input", "bits": [ 29 ] }, "A22": { "direction": "input", "bits": [ 30 ] }, "A21": { "direction": "input", "bits": [ 31 ] }, "A20": { "direction": "input", "bits": [ 32 ] }, "A19": { "direction": "input", "bits": [ 33 ] }, "A18": { "direction": "input", "bits": [ 34 ] }, "A17": { "direction": "input", "bits": [ 35 ] }, "A16": { "direction": "input", "bits": [ 36 ] }, "A15": { "direction": "input", "bits": [ 37 ] }, "A14": { "direction": "input", "bits": [ 38 ] }, "A13": { "direction": "input", "bits": [ 39 ] }, "A12": { "direction": "input", "bits": [ 40 ] }, "A11": { "direction": "input", "bits": [ 41 ] }, "A10": { "direction": "input", "bits": [ 42 ] }, "A9": { "direction": "input", "bits": [ 43 ] }, "A8": { "direction": "input", "bits": [ 44 ] }, "A7": { "direction": "input", "bits": [ 45 ] }, "A6": { "direction": "input", "bits": [ 46 ] }, "A5": { "direction": "input", "bits": [ 47 ] }, "A4": { "direction": "input", "bits": [ 48 ] }, "A3": { "direction": "input", "bits": [ 49 ] }, "A2": { "direction": "input", "bits": [ 50 ] }, "A1": { "direction": "input", "bits": [ 51 ] }, "A0": { "direction": "input", "bits": [ 52 ] }, "B35": { "direction": "input", "bits": [ 53 ] }, "B34": { "direction": "input", "bits": [ 54 ] }, "B33": { "direction": "input", "bits": [ 55 ] }, "B32": { "direction": "input", "bits": [ 56 ] }, "B31": { "direction": "input", "bits": [ 57 ] }, "B30": { "direction": "input", "bits": [ 58 ] }, "B29": { "direction": "input", "bits": [ 59 ] }, "B28": { "direction": "input", "bits": [ 60 ] }, "B27": { "direction": "input", "bits": [ 61 ] }, "B26": { "direction": "input", "bits": [ 62 ] }, "B25": { "direction": "input", "bits": [ 63 ] }, "B24": { "direction": "input", "bits": [ 64 ] }, "B23": { "direction": "input", "bits": [ 65 ] }, "B22": { "direction": "input", "bits": [ 66 ] }, "B21": { "direction": "input", "bits": [ 67 ] }, "B20": { "direction": "input", "bits": [ 68 ] }, "B19": { "direction": "input", "bits": [ 69 ] }, "B18": { "direction": "input", "bits": [ 70 ] }, "B17": { "direction": "input", "bits": [ 71 ] }, "B16": { "direction": "input", "bits": [ 72 ] }, "B15": { "direction": "input", "bits": [ 73 ] }, "B14": { "direction": "input", "bits": [ 74 ] }, "B13": { "direction": "input", "bits": [ 75 ] }, "B12": { "direction": "input", "bits": [ 76 ] }, "B11": { "direction": "input", "bits": [ 77 ] }, "B10": { "direction": "input", "bits": [ 78 ] }, "B9": { "direction": "input", "bits": [ 79 ] }, "B8": { "direction": "input", "bits": [ 80 ] }, "B7": { "direction": "input", "bits": [ 81 ] }, "B6": { "direction": "input", "bits": [ 82 ] }, "B5": { "direction": "input", "bits": [ 83 ] }, "B4": { "direction": "input", "bits": [ 84 ] }, "B3": { "direction": "input", "bits": [ 85 ] }, "B2": { "direction": "input", "bits": [ 86 ] }, "B1": { "direction": "input", "bits": [ 87 ] }, "B0": { "direction": "input", "bits": [ 88 ] }, "C53": { "direction": "input", "bits": [ 89 ] }, "C52": { "direction": "input", "bits": [ 90 ] }, "C51": { "direction": "input", "bits": [ 91 ] }, "C50": { "direction": "input", "bits": [ 92 ] }, "C49": { "direction": "input", "bits": [ 93 ] }, "C48": { "direction": "input", "bits": [ 94 ] }, "C47": { "direction": "input", "bits": [ 95 ] }, "C46": { "direction": "input", "bits": [ 96 ] }, "C45": { "direction": "input", "bits": [ 97 ] }, "C44": { "direction": "input", "bits": [ 98 ] }, "C43": { "direction": "input", "bits": [ 99 ] }, "C42": { "direction": "input", "bits": [ 100 ] }, "C41": { "direction": "input", "bits": [ 101 ] }, "C40": { "direction": "input", "bits": [ 102 ] }, "C39": { "direction": "input", "bits": [ 103 ] }, "C38": { "direction": "input", "bits": [ 104 ] }, "C37": { "direction": "input", "bits": [ 105 ] }, "C36": { "direction": "input", "bits": [ 106 ] }, "C35": { "direction": "input", "bits": [ 107 ] }, "C34": { "direction": "input", "bits": [ 108 ] }, "C33": { "direction": "input", "bits": [ 109 ] }, "C32": { "direction": "input", "bits": [ 110 ] }, "C31": { "direction": "input", "bits": [ 111 ] }, "C30": { "direction": "input", "bits": [ 112 ] }, "C29": { "direction": "input", "bits": [ 113 ] }, "C28": { "direction": "input", "bits": [ 114 ] }, "C27": { "direction": "input", "bits": [ 115 ] }, "C26": { "direction": "input", "bits": [ 116 ] }, "C25": { "direction": "input", "bits": [ 117 ] }, "C24": { "direction": "input", "bits": [ 118 ] }, "C23": { "direction": "input", "bits": [ 119 ] }, "C22": { "direction": "input", "bits": [ 120 ] }, "C21": { "direction": "input", "bits": [ 121 ] }, "C20": { "direction": "input", "bits": [ 122 ] }, "C19": { "direction": "input", "bits": [ 123 ] }, "C18": { "direction": "input", "bits": [ 124 ] }, "C17": { "direction": "input", "bits": [ 125 ] }, "C16": { "direction": "input", "bits": [ 126 ] }, "C15": { "direction": "input", "bits": [ 127 ] }, "C14": { "direction": "input", "bits": [ 128 ] }, "C13": { "direction": "input", "bits": [ 129 ] }, "C12": { "direction": "input", "bits": [ 130 ] }, "C11": { "direction": "input", "bits": [ 131 ] }, "C10": { "direction": "input", "bits": [ 132 ] }, "C9": { "direction": "input", "bits": [ 133 ] }, "C8": { "direction": "input", "bits": [ 134 ] }, "C7": { "direction": "input", "bits": [ 135 ] }, "C6": { "direction": "input", "bits": [ 136 ] }, "C5": { "direction": "input", "bits": [ 137 ] }, "C4": { "direction": "input", "bits": [ 138 ] }, "C3": { "direction": "input", "bits": [ 139 ] }, "C2": { "direction": "input", "bits": [ 140 ] }, "C1": { "direction": "input", "bits": [ 141 ] }, "C0": { "direction": "input", "bits": [ 142 ] }, "CFB53": { "direction": "input", "bits": [ 143 ] }, "CFB52": { "direction": "input", "bits": [ 144 ] }, "CFB51": { "direction": "input", "bits": [ 145 ] }, "CFB50": { "direction": "input", "bits": [ 146 ] }, "CFB49": { "direction": "input", "bits": [ 147 ] }, "CFB48": { "direction": "input", "bits": [ 148 ] }, "CFB47": { "direction": "input", "bits": [ 149 ] }, "CFB46": { "direction": "input", "bits": [ 150 ] }, "CFB45": { "direction": "input", "bits": [ 151 ] }, "CFB44": { "direction": "input", "bits": [ 152 ] }, "CFB43": { "direction": "input", "bits": [ 153 ] }, "CFB42": { "direction": "input", "bits": [ 154 ] }, "CFB41": { "direction": "input", "bits": [ 155 ] }, "CFB40": { "direction": "input", "bits": [ 156 ] }, "CFB39": { "direction": "input", "bits": [ 157 ] }, "CFB38": { "direction": "input", "bits": [ 158 ] }, "CFB37": { "direction": "input", "bits": [ 159 ] }, "CFB36": { "direction": "input", "bits": [ 160 ] }, "CFB35": { "direction": "input", "bits": [ 161 ] }, "CFB34": { "direction": "input", "bits": [ 162 ] }, "CFB33": { "direction": "input", "bits": [ 163 ] }, "CFB32": { "direction": "input", "bits": [ 164 ] }, "CFB31": { "direction": "input", "bits": [ 165 ] }, "CFB30": { "direction": "input", "bits": [ 166 ] }, "CFB29": { "direction": "input", "bits": [ 167 ] }, "CFB28": { "direction": "input", "bits": [ 168 ] }, "CFB27": { "direction": "input", "bits": [ 169 ] }, "CFB26": { "direction": "input", "bits": [ 170 ] }, "CFB25": { "direction": "input", "bits": [ 171 ] }, "CFB24": { "direction": "input", "bits": [ 172 ] }, "CFB23": { "direction": "input", "bits": [ 173 ] }, "CFB22": { "direction": "input", "bits": [ 174 ] }, "CFB21": { "direction": "input", "bits": [ 175 ] }, "CFB20": { "direction": "input", "bits": [ 176 ] }, "CFB19": { "direction": "input", "bits": [ 177 ] }, "CFB18": { "direction": "input", "bits": [ 178 ] }, "CFB17": { "direction": "input", "bits": [ 179 ] }, "CFB16": { "direction": "input", "bits": [ 180 ] }, "CFB15": { "direction": "input", "bits": [ 181 ] }, "CFB14": { "direction": "input", "bits": [ 182 ] }, "CFB13": { "direction": "input", "bits": [ 183 ] }, "CFB12": { "direction": "input", "bits": [ 184 ] }, "CFB11": { "direction": "input", "bits": [ 185 ] }, "CFB10": { "direction": "input", "bits": [ 186 ] }, "CFB9": { "direction": "input", "bits": [ 187 ] }, "CFB8": { "direction": "input", "bits": [ 188 ] }, "CFB7": { "direction": "input", "bits": [ 189 ] }, "CFB6": { "direction": "input", "bits": [ 190 ] }, "CFB5": { "direction": "input", "bits": [ 191 ] }, "CFB4": { "direction": "input", "bits": [ 192 ] }, "CFB3": { "direction": "input", "bits": [ 193 ] }, "CFB2": { "direction": "input", "bits": [ 194 ] }, "CFB1": { "direction": "input", "bits": [ 195 ] }, "CFB0": { "direction": "input", "bits": [ 196 ] }, "MA35": { "direction": "input", "bits": [ 197 ] }, "MA34": { "direction": "input", "bits": [ 198 ] }, "MA33": { "direction": "input", "bits": [ 199 ] }, "MA32": { "direction": "input", "bits": [ 200 ] }, "MA31": { "direction": "input", "bits": [ 201 ] }, "MA30": { "direction": "input", "bits": [ 202 ] }, "MA29": { "direction": "input", "bits": [ 203 ] }, "MA28": { "direction": "input", "bits": [ 204 ] }, "MA27": { "direction": "input", "bits": [ 205 ] }, "MA26": { "direction": "input", "bits": [ 206 ] }, "MA25": { "direction": "input", "bits": [ 207 ] }, "MA24": { "direction": "input", "bits": [ 208 ] }, "MA23": { "direction": "input", "bits": [ 209 ] }, "MA22": { "direction": "input", "bits": [ 210 ] }, "MA21": { "direction": "input", "bits": [ 211 ] }, "MA20": { "direction": "input", "bits": [ 212 ] }, "MA19": { "direction": "input", "bits": [ 213 ] }, "MA18": { "direction": "input", "bits": [ 214 ] }, "MA17": { "direction": "input", "bits": [ 215 ] }, "MA16": { "direction": "input", "bits": [ 216 ] }, "MA15": { "direction": "input", "bits": [ 217 ] }, "MA14": { "direction": "input", "bits": [ 218 ] }, "MA13": { "direction": "input", "bits": [ 219 ] }, "MA12": { "direction": "input", "bits": [ 220 ] }, "MA11": { "direction": "input", "bits": [ 221 ] }, "MA10": { "direction": "input", "bits": [ 222 ] }, "MA9": { "direction": "input", "bits": [ 223 ] }, "MA8": { "direction": "input", "bits": [ 224 ] }, "MA7": { "direction": "input", "bits": [ 225 ] }, "MA6": { "direction": "input", "bits": [ 226 ] }, "MA5": { "direction": "input", "bits": [ 227 ] }, "MA4": { "direction": "input", "bits": [ 228 ] }, "MA3": { "direction": "input", "bits": [ 229 ] }, "MA2": { "direction": "input", "bits": [ 230 ] }, "MA1": { "direction": "input", "bits": [ 231 ] }, "MA0": { "direction": "input", "bits": [ 232 ] }, "MB35": { "direction": "input", "bits": [ 233 ] }, "MB34": { "direction": "input", "bits": [ 234 ] }, "MB33": { "direction": "input", "bits": [ 235 ] }, "MB32": { "direction": "input", "bits": [ 236 ] }, "MB31": { "direction": "input", "bits": [ 237 ] }, "MB30": { "direction": "input", "bits": [ 238 ] }, "MB29": { "direction": "input", "bits": [ 239 ] }, "MB28": { "direction": "input", "bits": [ 240 ] }, "MB27": { "direction": "input", "bits": [ 241 ] }, "MB26": { "direction": "input", "bits": [ 242 ] }, "MB25": { "direction": "input", "bits": [ 243 ] }, "MB24": { "direction": "input", "bits": [ 244 ] }, "MB23": { "direction": "input", "bits": [ 245 ] }, "MB22": { "direction": "input", "bits": [ 246 ] }, "MB21": { "direction": "input", "bits": [ 247 ] }, "MB20": { "direction": "input", "bits": [ 248 ] }, "MB19": { "direction": "input", "bits": [ 249 ] }, "MB18": { "direction": "input", "bits": [ 250 ] }, "MB17": { "direction": "input", "bits": [ 251 ] }, "MB16": { "direction": "input", "bits": [ 252 ] }, "MB15": { "direction": "input", "bits": [ 253 ] }, "MB14": { "direction": "input", "bits": [ 254 ] }, "MB13": { "direction": "input", "bits": [ 255 ] }, "MB12": { "direction": "input", "bits": [ 256 ] }, "MB11": { "direction": "input", "bits": [ 257 ] }, "MB10": { "direction": "input", "bits": [ 258 ] }, "MB9": { "direction": "input", "bits": [ 259 ] }, "MB8": { "direction": "input", "bits": [ 260 ] }, "MB7": { "direction": "input", "bits": [ 261 ] }, "MB6": { "direction": "input", "bits": [ 262 ] }, "MB5": { "direction": "input", "bits": [ 263 ] }, "MB4": { "direction": "input", "bits": [ 264 ] }, "MB3": { "direction": "input", "bits": [ 265 ] }, "MB2": { "direction": "input", "bits": [ 266 ] }, "MB1": { "direction": "input", "bits": [ 267 ] }, "MB0": { "direction": "input", "bits": [ 268 ] }, "CIN53": { "direction": "input", "bits": [ 269 ] }, "CIN52": { "direction": "input", "bits": [ 270 ] }, "CIN51": { "direction": "input", "bits": [ 271 ] }, "CIN50": { "direction": "input", "bits": [ 272 ] }, "CIN49": { "direction": "input", "bits": [ 273 ] }, "CIN48": { "direction": "input", "bits": [ 274 ] }, "CIN47": { "direction": "input", "bits": [ 275 ] }, "CIN46": { "direction": "input", "bits": [ 276 ] }, "CIN45": { "direction": "input", "bits": [ 277 ] }, "CIN44": { "direction": "input", "bits": [ 278 ] }, "CIN43": { "direction": "input", "bits": [ 279 ] }, "CIN42": { "direction": "input", "bits": [ 280 ] }, "CIN41": { "direction": "input", "bits": [ 281 ] }, "CIN40": { "direction": "input", "bits": [ 282 ] }, "CIN39": { "direction": "input", "bits": [ 283 ] }, "CIN38": { "direction": "input", "bits": [ 284 ] }, "CIN37": { "direction": "input", "bits": [ 285 ] }, "CIN36": { "direction": "input", "bits": [ 286 ] }, "CIN35": { "direction": "input", "bits": [ 287 ] }, "CIN34": { "direction": "input", "bits": [ 288 ] }, "CIN33": { "direction": "input", "bits": [ 289 ] }, "CIN32": { "direction": "input", "bits": [ 290 ] }, "CIN31": { "direction": "input", "bits": [ 291 ] }, "CIN30": { "direction": "input", "bits": [ 292 ] }, "CIN29": { "direction": "input", "bits": [ 293 ] }, "CIN28": { "direction": "input", "bits": [ 294 ] }, "CIN27": { "direction": "input", "bits": [ 295 ] }, "CIN26": { "direction": "input", "bits": [ 296 ] }, "CIN25": { "direction": "input", "bits": [ 297 ] }, "CIN24": { "direction": "input", "bits": [ 298 ] }, "CIN23": { "direction": "input", "bits": [ 299 ] }, "CIN22": { "direction": "input", "bits": [ 300 ] }, "CIN21": { "direction": "input", "bits": [ 301 ] }, "CIN20": { "direction": "input", "bits": [ 302 ] }, "CIN19": { "direction": "input", "bits": [ 303 ] }, "CIN18": { "direction": "input", "bits": [ 304 ] }, "CIN17": { "direction": "input", "bits": [ 305 ] }, "CIN16": { "direction": "input", "bits": [ 306 ] }, "CIN15": { "direction": "input", "bits": [ 307 ] }, "CIN14": { "direction": "input", "bits": [ 308 ] }, "CIN13": { "direction": "input", "bits": [ 309 ] }, "CIN12": { "direction": "input", "bits": [ 310 ] }, "CIN11": { "direction": "input", "bits": [ 311 ] }, "CIN10": { "direction": "input", "bits": [ 312 ] }, "CIN9": { "direction": "input", "bits": [ 313 ] }, "CIN8": { "direction": "input", "bits": [ 314 ] }, "CIN7": { "direction": "input", "bits": [ 315 ] }, "CIN6": { "direction": "input", "bits": [ 316 ] }, "CIN5": { "direction": "input", "bits": [ 317 ] }, "CIN4": { "direction": "input", "bits": [ 318 ] }, "CIN3": { "direction": "input", "bits": [ 319 ] }, "CIN2": { "direction": "input", "bits": [ 320 ] }, "CIN1": { "direction": "input", "bits": [ 321 ] }, "CIN0": { "direction": "input", "bits": [ 322 ] }, "OP10": { "direction": "input", "bits": [ 323 ] }, "OP9": { "direction": "input", "bits": [ 324 ] }, "OP8": { "direction": "input", "bits": [ 325 ] }, "OP7": { "direction": "input", "bits": [ 326 ] }, "OP6": { "direction": "input", "bits": [ 327 ] }, "OP5": { "direction": "input", "bits": [ 328 ] }, "OP4": { "direction": "input", "bits": [ 329 ] }, "OP3": { "direction": "input", "bits": [ 330 ] }, "OP2": { "direction": "input", "bits": [ 331 ] }, "OP1": { "direction": "input", "bits": [ 332 ] }, "OP0": { "direction": "input", "bits": [ 333 ] }, "R53": { "direction": "output", "bits": [ 334 ] }, "R52": { "direction": "output", "bits": [ 335 ] }, "R51": { "direction": "output", "bits": [ 336 ] }, "R50": { "direction": "output", "bits": [ 337 ] }, "R49": { "direction": "output", "bits": [ 338 ] }, "R48": { "direction": "output", "bits": [ 339 ] }, "R47": { "direction": "output", "bits": [ 340 ] }, "R46": { "direction": "output", "bits": [ 341 ] }, "R45": { "direction": "output", "bits": [ 342 ] }, "R44": { "direction": "output", "bits": [ 343 ] }, "R43": { "direction": "output", "bits": [ 344 ] }, "R42": { "direction": "output", "bits": [ 345 ] }, "R41": { "direction": "output", "bits": [ 346 ] }, "R40": { "direction": "output", "bits": [ 347 ] }, "R39": { "direction": "output", "bits": [ 348 ] }, "R38": { "direction": "output", "bits": [ 349 ] }, "R37": { "direction": "output", "bits": [ 350 ] }, "R36": { "direction": "output", "bits": [ 351 ] }, "R35": { "direction": "output", "bits": [ 352 ] }, "R34": { "direction": "output", "bits": [ 353 ] }, "R33": { "direction": "output", "bits": [ 354 ] }, "R32": { "direction": "output", "bits": [ 355 ] }, "R31": { "direction": "output", "bits": [ 356 ] }, "R30": { "direction": "output", "bits": [ 357 ] }, "R29": { "direction": "output", "bits": [ 358 ] }, "R28": { "direction": "output", "bits": [ 359 ] }, "R27": { "direction": "output", "bits": [ 360 ] }, "R26": { "direction": "output", "bits": [ 361 ] }, "R25": { "direction": "output", "bits": [ 362 ] }, "R24": { "direction": "output", "bits": [ 363 ] }, "R23": { "direction": "output", "bits": [ 364 ] }, "R22": { "direction": "output", "bits": [ 365 ] }, "R21": { "direction": "output", "bits": [ 366 ] }, "R20": { "direction": "output", "bits": [ 367 ] }, "R19": { "direction": "output", "bits": [ 368 ] }, "R18": { "direction": "output", "bits": [ 369 ] }, "R17": { "direction": "output", "bits": [ 370 ] }, "R16": { "direction": "output", "bits": [ 371 ] }, "R15": { "direction": "output", "bits": [ 372 ] }, "R14": { "direction": "output", "bits": [ 373 ] }, "R13": { "direction": "output", "bits": [ 374 ] }, "R12": { "direction": "output", "bits": [ 375 ] }, "R11": { "direction": "output", "bits": [ 376 ] }, "R10": { "direction": "output", "bits": [ 377 ] }, "R9": { "direction": "output", "bits": [ 378 ] }, "R8": { "direction": "output", "bits": [ 379 ] }, "R7": { "direction": "output", "bits": [ 380 ] }, "R6": { "direction": "output", "bits": [ 381 ] }, "R5": { "direction": "output", "bits": [ 382 ] }, "R4": { "direction": "output", "bits": [ 383 ] }, "R3": { "direction": "output", "bits": [ 384 ] }, "R2": { "direction": "output", "bits": [ 385 ] }, "R1": { "direction": "output", "bits": [ 386 ] }, "R0": { "direction": "output", "bits": [ 387 ] }, "CO53": { "direction": "output", "bits": [ 388 ] }, "CO52": { "direction": "output", "bits": [ 389 ] }, "CO51": { "direction": "output", "bits": [ 390 ] }, "CO50": { "direction": "output", "bits": [ 391 ] }, "CO49": { "direction": "output", "bits": [ 392 ] }, "CO48": { "direction": "output", "bits": [ 393 ] }, "CO47": { "direction": "output", "bits": [ 394 ] }, "CO46": { "direction": "output", "bits": [ 395 ] }, "CO45": { "direction": "output", "bits": [ 396 ] }, "CO44": { "direction": "output", "bits": [ 397 ] }, "CO43": { "direction": "output", "bits": [ 398 ] }, "CO42": { "direction": "output", "bits": [ 399 ] }, "CO41": { "direction": "output", "bits": [ 400 ] }, "CO40": { "direction": "output", "bits": [ 401 ] }, "CO39": { "direction": "output", "bits": [ 402 ] }, "CO38": { "direction": "output", "bits": [ 403 ] }, "CO37": { "direction": "output", "bits": [ 404 ] }, "CO36": { "direction": "output", "bits": [ 405 ] }, "CO35": { "direction": "output", "bits": [ 406 ] }, "CO34": { "direction": "output", "bits": [ 407 ] }, "CO33": { "direction": "output", "bits": [ 408 ] }, "CO32": { "direction": "output", "bits": [ 409 ] }, "CO31": { "direction": "output", "bits": [ 410 ] }, "CO30": { "direction": "output", "bits": [ 411 ] }, "CO29": { "direction": "output", "bits": [ 412 ] }, "CO28": { "direction": "output", "bits": [ 413 ] }, "CO27": { "direction": "output", "bits": [ 414 ] }, "CO26": { "direction": "output", "bits": [ 415 ] }, "CO25": { "direction": "output", "bits": [ 416 ] }, "CO24": { "direction": "output", "bits": [ 417 ] }, "CO23": { "direction": "output", "bits": [ 418 ] }, "CO22": { "direction": "output", "bits": [ 419 ] }, "CO21": { "direction": "output", "bits": [ 420 ] }, "CO20": { "direction": "output", "bits": [ 421 ] }, "CO19": { "direction": "output", "bits": [ 422 ] }, "CO18": { "direction": "output", "bits": [ 423 ] }, "CO17": { "direction": "output", "bits": [ 424 ] }, "CO16": { "direction": "output", "bits": [ 425 ] }, "CO15": { "direction": "output", "bits": [ 426 ] }, "CO14": { "direction": "output", "bits": [ 427 ] }, "CO13": { "direction": "output", "bits": [ 428 ] }, "CO12": { "direction": "output", "bits": [ 429 ] }, "CO11": { "direction": "output", "bits": [ 430 ] }, "CO10": { "direction": "output", "bits": [ 431 ] }, "CO9": { "direction": "output", "bits": [ 432 ] }, "CO8": { "direction": "output", "bits": [ 433 ] }, "CO7": { "direction": "output", "bits": [ 434 ] }, "CO6": { "direction": "output", "bits": [ 435 ] }, "CO5": { "direction": "output", "bits": [ 436 ] }, "CO4": { "direction": "output", "bits": [ 437 ] }, "CO3": { "direction": "output", "bits": [ 438 ] }, "CO2": { "direction": "output", "bits": [ 439 ] }, "CO1": { "direction": "output", "bits": [ 440 ] }, "CO0": { "direction": "output", "bits": [ 441 ] }, "EQZ": { "direction": "output", "bits": [ 442 ] }, "EQZM": { "direction": "output", "bits": [ 443 ] }, "EQOM": { "direction": "output", "bits": [ 444 ] }, "EQPAT": { "direction": "output", "bits": [ 445 ] }, "EQPATB": { "direction": "output", "bits": [ 446 ] }, "OVER": { "direction": "output", "bits": [ 447 ] }, "UNDER": { "direction": "output", "bits": [ 448 ] }, "OVERUNDER": { "direction": "output", "bits": [ 449 ] }, "SIGNEDR": { "direction": "output", "bits": [ 450 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:608.11-608.13" } }, "A1": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:607.11-607.13" } }, "A10": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:598.11-598.14" } }, "A11": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:597.11-597.14" } }, "A12": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:596.11-596.14" } }, "A13": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:595.11-595.14" } }, "A14": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:594.11-594.14" } }, "A15": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:593.11-593.14" } }, "A16": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:592.11-592.14" } }, "A17": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:591.11-591.14" } }, "A18": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:590.11-590.14" } }, "A19": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:589.11-589.14" } }, "A2": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:606.11-606.13" } }, "A20": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:588.11-588.14" } }, "A21": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:587.11-587.14" } }, "A22": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:586.11-586.14" } }, "A23": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:585.11-585.14" } }, "A24": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:584.11-584.14" } }, "A25": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:583.11-583.14" } }, "A26": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:582.11-582.14" } }, "A27": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:581.11-581.14" } }, "A28": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:580.11-580.14" } }, "A29": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:579.11-579.14" } }, "A3": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:605.11-605.13" } }, "A30": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:578.11-578.14" } }, "A31": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:577.11-577.14" } }, "A32": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:576.11-576.14" } }, "A33": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:575.11-575.14" } }, "A34": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:574.11-574.14" } }, "A35": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:573.11-573.14" } }, "A4": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:604.11-604.13" } }, "A5": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:603.11-603.13" } }, "A6": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:602.11-602.13" } }, "A7": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:601.11-601.13" } }, "A8": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:600.11-600.13" } }, "A9": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:599.11-599.13" } }, "B0": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:644.11-644.13" } }, "B1": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:643.11-643.13" } }, "B10": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:634.11-634.14" } }, "B11": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:633.11-633.14" } }, "B12": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:632.11-632.14" } }, "B13": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:631.11-631.14" } }, "B14": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:630.11-630.14" } }, "B15": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:629.11-629.14" } }, "B16": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:628.11-628.14" } }, "B17": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:627.11-627.14" } }, "B18": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:626.11-626.14" } }, "B19": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:625.11-625.14" } }, "B2": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:642.11-642.13" } }, "B20": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:624.11-624.14" } }, "B21": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:623.11-623.14" } }, "B22": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:622.11-622.14" } }, "B23": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:621.11-621.14" } }, "B24": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:620.11-620.14" } }, "B25": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:619.11-619.14" } }, "B26": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:618.11-618.14" } }, "B27": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:617.11-617.14" } }, "B28": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:616.11-616.14" } }, "B29": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:615.11-615.14" } }, "B3": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:641.11-641.13" } }, "B30": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:614.11-614.14" } }, "B31": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:613.11-613.14" } }, "B32": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:612.11-612.14" } }, "B33": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:611.11-611.14" } }, "B34": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:610.11-610.14" } }, "B35": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:609.11-609.14" } }, "B4": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:640.11-640.13" } }, "B5": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:639.11-639.13" } }, "B6": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:638.11-638.13" } }, "B7": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:637.11-637.13" } }, "B8": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:636.11-636.13" } }, "B9": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:635.11-635.13" } }, "C0": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:698.11-698.13" } }, "C1": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:697.11-697.13" } }, "C10": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:688.11-688.14" } }, "C11": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:687.11-687.14" } }, "C12": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:686.11-686.14" } }, "C13": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:685.11-685.14" } }, "C14": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:684.11-684.14" } }, "C15": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:683.11-683.14" } }, "C16": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:682.11-682.14" } }, "C17": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:681.11-681.14" } }, "C18": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:680.11-680.14" } }, "C19": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:679.11-679.14" } }, "C2": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:696.11-696.13" } }, "C20": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:678.11-678.14" } }, "C21": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:677.11-677.14" } }, "C22": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:676.11-676.14" } }, "C23": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:675.11-675.14" } }, "C24": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:674.11-674.14" } }, "C25": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:673.11-673.14" } }, "C26": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:672.11-672.14" } }, "C27": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:671.11-671.14" } }, "C28": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:670.11-670.14" } }, "C29": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:669.11-669.14" } }, "C3": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:695.11-695.13" } }, "C30": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:668.11-668.14" } }, "C31": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:667.11-667.14" } }, "C32": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:666.11-666.14" } }, "C33": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:665.11-665.14" } }, "C34": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:664.11-664.14" } }, "C35": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:663.11-663.14" } }, "C36": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:662.11-662.14" } }, "C37": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:661.11-661.14" } }, "C38": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:660.11-660.14" } }, "C39": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:659.11-659.14" } }, "C4": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:694.11-694.13" } }, "C40": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:658.11-658.14" } }, "C41": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:657.11-657.14" } }, "C42": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:656.11-656.14" } }, "C43": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:655.11-655.14" } }, "C44": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:654.11-654.14" } }, "C45": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:653.11-653.14" } }, "C46": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:652.11-652.14" } }, "C47": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:651.11-651.14" } }, "C48": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:650.11-650.14" } }, "C49": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:649.11-649.14" } }, "C5": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:693.11-693.13" } }, "C50": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:648.11-648.14" } }, "C51": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:647.11-647.14" } }, "C52": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:646.11-646.14" } }, "C53": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:645.11-645.14" } }, "C6": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:692.11-692.13" } }, "C7": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:691.11-691.13" } }, "C8": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:690.11-690.13" } }, "C9": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:689.11-689.13" } }, "CE0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:561.11-561.14" } }, "CE1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:560.11-560.14" } }, "CE2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:559.11-559.14" } }, "CE3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:558.11-558.14" } }, "CFB0": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:752.11-752.15" } }, "CFB1": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:751.11-751.15" } }, "CFB10": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:742.11-742.16" } }, "CFB11": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:741.11-741.16" } }, "CFB12": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:740.11-740.16" } }, "CFB13": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:739.11-739.16" } }, "CFB14": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:738.11-738.16" } }, "CFB15": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:737.11-737.16" } }, "CFB16": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:736.11-736.16" } }, "CFB17": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:735.11-735.16" } }, "CFB18": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:734.11-734.16" } }, "CFB19": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:733.11-733.16" } }, "CFB2": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:750.11-750.15" } }, "CFB20": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:732.11-732.16" } }, "CFB21": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:731.11-731.16" } }, "CFB22": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:730.11-730.16" } }, "CFB23": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:729.11-729.16" } }, "CFB24": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:728.11-728.16" } }, "CFB25": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:727.11-727.16" } }, "CFB26": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:726.11-726.16" } }, "CFB27": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:725.11-725.16" } }, "CFB28": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:724.11-724.16" } }, "CFB29": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:723.11-723.16" } }, "CFB3": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:749.11-749.15" } }, "CFB30": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:722.11-722.16" } }, "CFB31": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:721.11-721.16" } }, "CFB32": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:720.11-720.16" } }, "CFB33": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:719.11-719.16" } }, "CFB34": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:718.11-718.16" } }, "CFB35": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:717.11-717.16" } }, "CFB36": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:716.11-716.16" } }, "CFB37": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:715.11-715.16" } }, "CFB38": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:714.11-714.16" } }, "CFB39": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:713.11-713.16" } }, "CFB4": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:748.11-748.15" } }, "CFB40": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:712.11-712.16" } }, "CFB41": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:711.11-711.16" } }, "CFB42": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:710.11-710.16" } }, "CFB43": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:709.11-709.16" } }, "CFB44": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:708.11-708.16" } }, "CFB45": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:707.11-707.16" } }, "CFB46": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:706.11-706.16" } }, "CFB47": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:705.11-705.16" } }, "CFB48": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:704.11-704.16" } }, "CFB49": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:703.11-703.16" } }, "CFB5": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:747.11-747.15" } }, "CFB50": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:702.11-702.16" } }, "CFB51": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:701.11-701.16" } }, "CFB52": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:700.11-700.16" } }, "CFB53": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:699.11-699.16" } }, "CFB6": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:746.11-746.15" } }, "CFB7": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:745.11-745.15" } }, "CFB8": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:744.11-744.15" } }, "CFB9": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:743.11-743.15" } }, "CIN0": { "hide_name": 0, "bits": [ 322 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:878.11-878.15" } }, "CIN1": { "hide_name": 0, "bits": [ 321 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:877.11-877.15" } }, "CIN10": { "hide_name": 0, "bits": [ 312 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:868.11-868.16" } }, "CIN11": { "hide_name": 0, "bits": [ 311 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:867.11-867.16" } }, "CIN12": { "hide_name": 0, "bits": [ 310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:866.11-866.16" } }, "CIN13": { "hide_name": 0, "bits": [ 309 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:865.11-865.16" } }, "CIN14": { "hide_name": 0, "bits": [ 308 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:864.11-864.16" } }, "CIN15": { "hide_name": 0, "bits": [ 307 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:863.11-863.16" } }, "CIN16": { "hide_name": 0, "bits": [ 306 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:862.11-862.16" } }, "CIN17": { "hide_name": 0, "bits": [ 305 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:861.11-861.16" } }, "CIN18": { "hide_name": 0, "bits": [ 304 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:860.11-860.16" } }, "CIN19": { "hide_name": 0, "bits": [ 303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:859.11-859.16" } }, "CIN2": { "hide_name": 0, "bits": [ 320 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:876.11-876.15" } }, "CIN20": { "hide_name": 0, "bits": [ 302 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:858.11-858.16" } }, "CIN21": { "hide_name": 0, "bits": [ 301 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:857.11-857.16" } }, "CIN22": { "hide_name": 0, "bits": [ 300 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:856.11-856.16" } }, "CIN23": { "hide_name": 0, "bits": [ 299 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:855.11-855.16" } }, "CIN24": { "hide_name": 0, "bits": [ 298 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:854.11-854.16" } }, "CIN25": { "hide_name": 0, "bits": [ 297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:853.11-853.16" } }, "CIN26": { "hide_name": 0, "bits": [ 296 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:852.11-852.16" } }, "CIN27": { "hide_name": 0, "bits": [ 295 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:851.11-851.16" } }, "CIN28": { "hide_name": 0, "bits": [ 294 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:850.11-850.16" } }, "CIN29": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:849.11-849.16" } }, "CIN3": { "hide_name": 0, "bits": [ 319 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:875.11-875.15" } }, "CIN30": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:848.11-848.16" } }, "CIN31": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:847.11-847.16" } }, "CIN32": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:846.11-846.16" } }, "CIN33": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:845.11-845.16" } }, "CIN34": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:844.11-844.16" } }, "CIN35": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:843.11-843.16" } }, "CIN36": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:842.11-842.16" } }, "CIN37": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:841.11-841.16" } }, "CIN38": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:840.11-840.16" } }, "CIN39": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:839.11-839.16" } }, "CIN4": { "hide_name": 0, "bits": [ 318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:874.11-874.15" } }, "CIN40": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:838.11-838.16" } }, "CIN41": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:837.11-837.16" } }, "CIN42": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:836.11-836.16" } }, "CIN43": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:835.11-835.16" } }, "CIN44": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:834.11-834.16" } }, "CIN45": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:833.11-833.16" } }, "CIN46": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:832.11-832.16" } }, "CIN47": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:831.11-831.16" } }, "CIN48": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:830.11-830.16" } }, "CIN49": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:829.11-829.16" } }, "CIN5": { "hide_name": 0, "bits": [ 317 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:873.11-873.15" } }, "CIN50": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:828.11-828.16" } }, "CIN51": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:827.11-827.16" } }, "CIN52": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:826.11-826.16" } }, "CIN53": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:825.11-825.16" } }, "CIN6": { "hide_name": 0, "bits": [ 316 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:872.11-872.15" } }, "CIN7": { "hide_name": 0, "bits": [ 315 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:871.11-871.15" } }, "CIN8": { "hide_name": 0, "bits": [ 314 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:870.11-870.15" } }, "CIN9": { "hide_name": 0, "bits": [ 313 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:869.11-869.15" } }, "CLK0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:565.11-565.15" } }, "CLK1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:564.11-564.15" } }, "CLK2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:563.11-563.15" } }, "CLK3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:562.11-562.15" } }, "CO0": { "hide_name": 0, "bits": [ 441 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:997.12-997.15" } }, "CO1": { "hide_name": 0, "bits": [ 440 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:996.12-996.15" } }, "CO10": { "hide_name": 0, "bits": [ 431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:987.12-987.16" } }, "CO11": { "hide_name": 0, "bits": [ 430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:986.12-986.16" } }, "CO12": { "hide_name": 0, "bits": [ 429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:985.12-985.16" } }, "CO13": { "hide_name": 0, "bits": [ 428 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:984.12-984.16" } }, "CO14": { "hide_name": 0, "bits": [ 427 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:983.12-983.16" } }, "CO15": { "hide_name": 0, "bits": [ 426 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:982.12-982.16" } }, "CO16": { "hide_name": 0, "bits": [ 425 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:981.12-981.16" } }, "CO17": { "hide_name": 0, "bits": [ 424 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:980.12-980.16" } }, "CO18": { "hide_name": 0, "bits": [ 423 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:979.12-979.16" } }, "CO19": { "hide_name": 0, "bits": [ 422 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:978.12-978.16" } }, "CO2": { "hide_name": 0, "bits": [ 439 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:995.12-995.15" } }, "CO20": { "hide_name": 0, "bits": [ 421 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:977.12-977.16" } }, "CO21": { "hide_name": 0, "bits": [ 420 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:976.12-976.16" } }, "CO22": { "hide_name": 0, "bits": [ 419 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:975.12-975.16" } }, "CO23": { "hide_name": 0, "bits": [ 418 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:974.12-974.16" } }, "CO24": { "hide_name": 0, "bits": [ 417 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:973.12-973.16" } }, "CO25": { "hide_name": 0, "bits": [ 416 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:972.12-972.16" } }, "CO26": { "hide_name": 0, "bits": [ 415 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:971.12-971.16" } }, "CO27": { "hide_name": 0, "bits": [ 414 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:970.12-970.16" } }, "CO28": { "hide_name": 0, "bits": [ 413 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:969.12-969.16" } }, "CO29": { "hide_name": 0, "bits": [ 412 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:968.12-968.16" } }, "CO3": { "hide_name": 0, "bits": [ 438 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:994.12-994.15" } }, "CO30": { "hide_name": 0, "bits": [ 411 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:967.12-967.16" } }, "CO31": { "hide_name": 0, "bits": [ 410 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:966.12-966.16" } }, "CO32": { "hide_name": 0, "bits": [ 409 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:965.12-965.16" } }, "CO33": { "hide_name": 0, "bits": [ 408 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:964.12-964.16" } }, "CO34": { "hide_name": 0, "bits": [ 407 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:963.12-963.16" } }, "CO35": { "hide_name": 0, "bits": [ 406 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:962.12-962.16" } }, "CO36": { "hide_name": 0, "bits": [ 405 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:961.12-961.16" } }, "CO37": { "hide_name": 0, "bits": [ 404 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:960.12-960.16" } }, "CO38": { "hide_name": 0, "bits": [ 403 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:959.12-959.16" } }, "CO39": { "hide_name": 0, "bits": [ 402 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:958.12-958.16" } }, "CO4": { "hide_name": 0, "bits": [ 437 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:993.12-993.15" } }, "CO40": { "hide_name": 0, "bits": [ 401 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:957.12-957.16" } }, "CO41": { "hide_name": 0, "bits": [ 400 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:956.12-956.16" } }, "CO42": { "hide_name": 0, "bits": [ 399 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:955.12-955.16" } }, "CO43": { "hide_name": 0, "bits": [ 398 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:954.12-954.16" } }, "CO44": { "hide_name": 0, "bits": [ 397 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:953.12-953.16" } }, "CO45": { "hide_name": 0, "bits": [ 396 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:952.12-952.16" } }, "CO46": { "hide_name": 0, "bits": [ 395 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:951.12-951.16" } }, "CO47": { "hide_name": 0, "bits": [ 394 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:950.12-950.16" } }, "CO48": { "hide_name": 0, "bits": [ 393 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:949.12-949.16" } }, "CO49": { "hide_name": 0, "bits": [ 392 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:948.12-948.16" } }, "CO5": { "hide_name": 0, "bits": [ 436 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:992.12-992.15" } }, "CO50": { "hide_name": 0, "bits": [ 391 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:947.12-947.16" } }, "CO51": { "hide_name": 0, "bits": [ 390 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:946.12-946.16" } }, "CO52": { "hide_name": 0, "bits": [ 389 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:945.12-945.16" } }, "CO53": { "hide_name": 0, "bits": [ 388 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:944.12-944.16" } }, "CO6": { "hide_name": 0, "bits": [ 435 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:991.12-991.15" } }, "CO7": { "hide_name": 0, "bits": [ 434 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:990.12-990.15" } }, "CO8": { "hide_name": 0, "bits": [ 433 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:989.12-989.15" } }, "CO9": { "hide_name": 0, "bits": [ 432 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:988.12-988.15" } }, "EQOM": { "hide_name": 0, "bits": [ 444 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1000.12-1000.16" } }, "EQPAT": { "hide_name": 0, "bits": [ 445 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1001.12-1001.17" } }, "EQPATB": { "hide_name": 0, "bits": [ 446 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1002.12-1002.18" } }, "EQZ": { "hide_name": 0, "bits": [ 442 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:998.12-998.15" } }, "EQZM": { "hide_name": 0, "bits": [ 443 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:999.12-999.16" } }, "MA0": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:788.11-788.14" } }, "MA1": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:787.11-787.14" } }, "MA10": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:778.11-778.15" } }, "MA11": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:777.11-777.15" } }, "MA12": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:776.11-776.15" } }, "MA13": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:775.11-775.15" } }, "MA14": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:774.11-774.15" } }, "MA15": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:773.11-773.15" } }, "MA16": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:772.11-772.15" } }, "MA17": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:771.11-771.15" } }, "MA18": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:770.11-770.15" } }, "MA19": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:769.11-769.15" } }, "MA2": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:786.11-786.14" } }, "MA20": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:768.11-768.15" } }, "MA21": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:767.11-767.15" } }, "MA22": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:766.11-766.15" } }, "MA23": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:765.11-765.15" } }, "MA24": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:764.11-764.15" } }, "MA25": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:763.11-763.15" } }, "MA26": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:762.11-762.15" } }, "MA27": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:761.11-761.15" } }, "MA28": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:760.11-760.15" } }, "MA29": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:759.11-759.15" } }, "MA3": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:785.11-785.14" } }, "MA30": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:758.11-758.15" } }, "MA31": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:757.11-757.15" } }, "MA32": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:756.11-756.15" } }, "MA33": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:755.11-755.15" } }, "MA34": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:754.11-754.15" } }, "MA35": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:753.11-753.15" } }, "MA4": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:784.11-784.14" } }, "MA5": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:783.11-783.14" } }, "MA6": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:782.11-782.14" } }, "MA7": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:781.11-781.14" } }, "MA8": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:780.11-780.14" } }, "MA9": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:779.11-779.14" } }, "MB0": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:824.11-824.14" } }, "MB1": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:823.11-823.14" } }, "MB10": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:814.11-814.15" } }, "MB11": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:813.11-813.15" } }, "MB12": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:812.11-812.15" } }, "MB13": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:811.11-811.15" } }, "MB14": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:810.11-810.15" } }, "MB15": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:809.11-809.15" } }, "MB16": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:808.11-808.15" } }, "MB17": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:807.11-807.15" } }, "MB18": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:806.11-806.15" } }, "MB19": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:805.11-805.15" } }, "MB2": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:822.11-822.14" } }, "MB20": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:804.11-804.15" } }, "MB21": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:803.11-803.15" } }, "MB22": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:802.11-802.15" } }, "MB23": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:801.11-801.15" } }, "MB24": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:800.11-800.15" } }, "MB25": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:799.11-799.15" } }, "MB26": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:798.11-798.15" } }, "MB27": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:797.11-797.15" } }, "MB28": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:796.11-796.15" } }, "MB29": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:795.11-795.15" } }, "MB3": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:821.11-821.14" } }, "MB30": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:794.11-794.15" } }, "MB31": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:793.11-793.15" } }, "MB32": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:792.11-792.15" } }, "MB33": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:791.11-791.15" } }, "MB34": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:790.11-790.15" } }, "MB35": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:789.11-789.15" } }, "MB4": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:820.11-820.14" } }, "MB5": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:819.11-819.14" } }, "MB6": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:818.11-818.14" } }, "MB7": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:817.11-817.14" } }, "MB8": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:816.11-816.14" } }, "MB9": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:815.11-815.14" } }, "OP0": { "hide_name": 0, "bits": [ 333 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:889.11-889.14" } }, "OP1": { "hide_name": 0, "bits": [ 332 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:888.11-888.14" } }, "OP10": { "hide_name": 0, "bits": [ 323 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:879.11-879.15" } }, "OP2": { "hide_name": 0, "bits": [ 331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:887.11-887.14" } }, "OP3": { "hide_name": 0, "bits": [ 330 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:886.11-886.14" } }, "OP4": { "hide_name": 0, "bits": [ 329 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:885.11-885.14" } }, "OP5": { "hide_name": 0, "bits": [ 328 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:884.11-884.14" } }, "OP6": { "hide_name": 0, "bits": [ 327 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:883.11-883.14" } }, "OP7": { "hide_name": 0, "bits": [ 326 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:882.11-882.14" } }, "OP8": { "hide_name": 0, "bits": [ 325 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:881.11-881.14" } }, "OP9": { "hide_name": 0, "bits": [ 324 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:880.11-880.14" } }, "OVER": { "hide_name": 0, "bits": [ 447 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1003.12-1003.16" } }, "OVERUNDER": { "hide_name": 0, "bits": [ 449 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1005.12-1005.21" } }, "R0": { "hide_name": 0, "bits": [ 387 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:943.12-943.14" } }, "R1": { "hide_name": 0, "bits": [ 386 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:942.12-942.14" } }, "R10": { "hide_name": 0, "bits": [ 377 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:933.12-933.15" } }, "R11": { "hide_name": 0, "bits": [ 376 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:932.12-932.15" } }, "R12": { "hide_name": 0, "bits": [ 375 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:931.12-931.15" } }, "R13": { "hide_name": 0, "bits": [ 374 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:930.12-930.15" } }, "R14": { "hide_name": 0, "bits": [ 373 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:929.12-929.15" } }, "R15": { "hide_name": 0, "bits": [ 372 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:928.12-928.15" } }, "R16": { "hide_name": 0, "bits": [ 371 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:927.12-927.15" } }, "R17": { "hide_name": 0, "bits": [ 370 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:926.12-926.15" } }, "R18": { "hide_name": 0, "bits": [ 369 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:925.12-925.15" } }, "R19": { "hide_name": 0, "bits": [ 368 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:924.12-924.15" } }, "R2": { "hide_name": 0, "bits": [ 385 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:941.12-941.14" } }, "R20": { "hide_name": 0, "bits": [ 367 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:923.12-923.15" } }, "R21": { "hide_name": 0, "bits": [ 366 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:922.12-922.15" } }, "R22": { "hide_name": 0, "bits": [ 365 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:921.12-921.15" } }, "R23": { "hide_name": 0, "bits": [ 364 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:920.12-920.15" } }, "R24": { "hide_name": 0, "bits": [ 363 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:919.12-919.15" } }, "R25": { "hide_name": 0, "bits": [ 362 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:918.12-918.15" } }, "R26": { "hide_name": 0, "bits": [ 361 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:917.12-917.15" } }, "R27": { "hide_name": 0, "bits": [ 360 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:916.12-916.15" } }, "R28": { "hide_name": 0, "bits": [ 359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:915.12-915.15" } }, "R29": { "hide_name": 0, "bits": [ 358 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:914.12-914.15" } }, "R3": { "hide_name": 0, "bits": [ 384 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:940.12-940.14" } }, "R30": { "hide_name": 0, "bits": [ 357 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:913.12-913.15" } }, "R31": { "hide_name": 0, "bits": [ 356 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:912.12-912.15" } }, "R32": { "hide_name": 0, "bits": [ 355 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:911.12-911.15" } }, "R33": { "hide_name": 0, "bits": [ 354 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:910.12-910.15" } }, "R34": { "hide_name": 0, "bits": [ 353 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:909.12-909.15" } }, "R35": { "hide_name": 0, "bits": [ 352 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:908.12-908.15" } }, "R36": { "hide_name": 0, "bits": [ 351 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:907.12-907.15" } }, "R37": { "hide_name": 0, "bits": [ 350 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:906.12-906.15" } }, "R38": { "hide_name": 0, "bits": [ 349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:905.12-905.15" } }, "R39": { "hide_name": 0, "bits": [ 348 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:904.12-904.15" } }, "R4": { "hide_name": 0, "bits": [ 383 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:939.12-939.14" } }, "R40": { "hide_name": 0, "bits": [ 347 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:903.12-903.15" } }, "R41": { "hide_name": 0, "bits": [ 346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:902.12-902.15" } }, "R42": { "hide_name": 0, "bits": [ 345 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:901.12-901.15" } }, "R43": { "hide_name": 0, "bits": [ 344 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:900.12-900.15" } }, "R44": { "hide_name": 0, "bits": [ 343 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:899.12-899.15" } }, "R45": { "hide_name": 0, "bits": [ 342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:898.12-898.15" } }, "R46": { "hide_name": 0, "bits": [ 341 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:897.12-897.15" } }, "R47": { "hide_name": 0, "bits": [ 340 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:896.12-896.15" } }, "R48": { "hide_name": 0, "bits": [ 339 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:895.12-895.15" } }, "R49": { "hide_name": 0, "bits": [ 338 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:894.12-894.15" } }, "R5": { "hide_name": 0, "bits": [ 382 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:938.12-938.14" } }, "R50": { "hide_name": 0, "bits": [ 337 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:893.12-893.15" } }, "R51": { "hide_name": 0, "bits": [ 336 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:892.12-892.15" } }, "R52": { "hide_name": 0, "bits": [ 335 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:891.12-891.15" } }, "R53": { "hide_name": 0, "bits": [ 334 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:890.12-890.15" } }, "R6": { "hide_name": 0, "bits": [ 381 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:937.12-937.14" } }, "R7": { "hide_name": 0, "bits": [ 380 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:936.12-936.14" } }, "R8": { "hide_name": 0, "bits": [ 379 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:935.12-935.14" } }, "R9": { "hide_name": 0, "bits": [ 378 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:934.12-934.14" } }, "RST0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:569.11-569.15" } }, "RST1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:568.11-568.15" } }, "RST2": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:567.11-567.15" } }, "RST3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:566.11-566.15" } }, "SIGNEDCIN": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:572.11-572.20" } }, "SIGNEDIA": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:570.11-570.19" } }, "SIGNEDIB": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:571.11-571.19" } }, "SIGNEDR": { "hide_name": 0, "bits": [ 450 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1006.12-1006.19" } }, "UNDER": { "hide_name": 0, "bits": [ 448 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1004.12-1004.17" } } } }, "BB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.1-10.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.68-10.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.20-10.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.34-10.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.23-10.24" } } } }, "BBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.1-12.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.68-12.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.20-12.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.34-12.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.23-12.24" } } } }, "BBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.1-11.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.68-11.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.20-11.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.34-11.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.23-11.24" } } } }, "CCU2C": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000000101", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10" }, "parameter_default_values": { "INIT0": "0000000000000000", "INIT1": "0000000000000000", "INJECT1_0": "YES", "INJECT1_1": "YES" }, "ports": { "CIN": { "direction": "input", "bits": [ 2 ] }, "A0": { "direction": "input", "bits": [ 3 ] }, "B0": { "direction": "input", "bits": [ 4 ] }, "C0": { "direction": "input", "bits": [ 5 ] }, "D0": { "direction": "input", "bits": [ 6 ] }, "A1": { "direction": "input", "bits": [ 7 ] }, "B1": { "direction": "input", "bits": [ 8 ] }, "C1": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "S0": { "direction": "output", "bits": [ 11 ] }, "S1": { "direction": "output", "bits": [ 12 ] }, "COUT": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11" } }, "A1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27" } }, "B0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15" } }, "B1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31" } }, "C0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19" } }, "C1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35" } }, "CIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12" } }, "COUT": { "hide_name": 0, "bits": [ 13 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "D0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39" } }, "S0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11" } }, "S1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15" } } } }, "CLKDIVF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1010.1-1017.10" }, "parameter_default_values": { "DIV": "2.0", "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "ALIGNWD": { "direction": "input", "bits": [ 4 ] }, "CDIVX": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1015.11-1015.18" } }, "CDIVX": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1016.12-1016.17" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1013.11-1013.15" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1014.11-1014.14" } } } }, "DCCA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1043.1-1047.10" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1045.11-1045.13" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1044.11-1044.15" } }, "CLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1046.12-1046.16" } } } }, "DCSC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1032.1-1040.10" }, "parameter_default_values": { "DCSMODE": "POS" }, "ports": { "CLK1": { "direction": "input", "bits": [ 2 ] }, "CLK0": { "direction": "input", "bits": [ 3 ] }, "SEL1": { "direction": "input", "bits": [ 4 ] }, "SEL0": { "direction": "input", "bits": [ 5 ] }, "MODESEL": { "direction": "input", "bits": [ 6 ] }, "DCSOUT": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1035.11-1035.15" } }, "CLK1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1034.11-1034.15" } }, "DCSOUT": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1039.12-1039.18" } }, "MODESEL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1038.11-1038.18" } }, "SEL0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1037.11-1037.15" } }, "SEL1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1036.11-1036.15" } } } }, "DCUA": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1456.1-2032.10" }, "parameter_default_values": { "CH0_AUTO_CALIB_EN": "DONTCARE", "CH0_AUTO_FACQ_EN": "DONTCARE", "CH0_BAND_THRESHOLD": "DONTCARE", "CH0_CALIB_CK_MODE": "DONTCARE", "CH0_CC_MATCH_1": "DONTCARE", "CH0_CC_MATCH_2": "DONTCARE", "CH0_CC_MATCH_3": "DONTCARE", "CH0_CC_MATCH_4": "DONTCARE", "CH0_CDR_CNT4SEL": "DONTCARE", "CH0_CDR_CNT8SEL": "DONTCARE", "CH0_CDR_MAX_RATE": "DONTCARE", "CH0_CTC_BYPASS": "DONTCARE", "CH0_DCOATDCFG": "DONTCARE", "CH0_DCOATDDLY": "DONTCARE", "CH0_DCOBYPSATD": "DONTCARE", "CH0_DCOCALDIV": "DONTCARE", "CH0_DCOCTLGI": "DONTCARE", "CH0_DCODISBDAVOID": "DONTCARE", "CH0_DCOFLTDAC": "DONTCARE", "CH0_DCOFTNRG": "DONTCARE", "CH0_DCOIOSTUNE": "DONTCARE", "CH0_DCOITUNE": "DONTCARE", "CH0_DCOITUNE4LSB": "DONTCARE", "CH0_DCOIUPDNX2": "DONTCARE", "CH0_DCONUOFLSB": "DONTCARE", "CH0_DCOSCALEI": "DONTCARE", "CH0_DCOSTARTVAL": "DONTCARE", "CH0_DCOSTEP": "DONTCARE", "CH0_DEC_BYPASS": "DONTCARE", "CH0_ENABLE_CG_ALIGN": "DONTCARE", "CH0_ENC_BYPASS": "DONTCARE", "CH0_FF_RX_F_CLK_DIS": "DONTCARE", "CH0_FF_RX_H_CLK_EN": "DONTCARE", "CH0_FF_TX_F_CLK_DIS": "DONTCARE", "CH0_FF_TX_H_CLK_EN": "DONTCARE", "CH0_GE_AN_ENABLE": "DONTCARE", "CH0_INVERT_RX": "DONTCARE", "CH0_INVERT_TX": "DONTCARE", "CH0_LDR_CORE2TX_SEL": "DONTCARE", "CH0_LDR_RX2CORE_SEL": "DONTCARE", "CH0_LEQ_OFFSET_SEL": "DONTCARE", "CH0_LEQ_OFFSET_TRIM": "DONTCARE", "CH0_LSM_DISABLE": "DONTCARE", "CH0_MATCH_2_ENABLE": "DONTCARE", "CH0_MATCH_4_ENABLE": "DONTCARE", "CH0_MIN_IPG_CNT": "DONTCARE", "CH0_PCIE_EI_EN": "DONTCARE", "CH0_PCIE_MODE": "DONTCARE", "CH0_PCS_DET_TIME_SEL": "DONTCARE", "CH0_PDEN_SEL": "DONTCARE", "CH0_PRBS_ENABLE": "DONTCARE", "CH0_PRBS_LOCK": "DONTCARE", "CH0_PRBS_SELECTION": "DONTCARE", "CH0_PROTOCOL": "DONTCARE", "CH0_RATE_MODE_RX": "DONTCARE", "CH0_RATE_MODE_TX": "DONTCARE", "CH0_RCV_DCC_EN": "DONTCARE", "CH0_REG_BAND_OFFSET": "DONTCARE", "CH0_REG_BAND_SEL": "DONTCARE", "CH0_REG_IDAC_EN": "DONTCARE", "CH0_REG_IDAC_SEL": "DONTCARE", "CH0_REQ_EN": "DONTCARE", "CH0_REQ_LVL_SET": "DONTCARE", "CH0_RIO_MODE": "DONTCARE", "CH0_RLOS_SEL": "DONTCARE", "CH0_RPWDNB": "DONTCARE", "CH0_RTERM_RX": "DONTCARE", "CH0_RTERM_TX": "DONTCARE", "CH0_RXIN_CM": "DONTCARE", "CH0_RXTERM_CM": "DONTCARE", "CH0_RX_DCO_CK_DIV": "DONTCARE", "CH0_RX_DIV11_SEL": "DONTCARE", "CH0_RX_GEAR_BYPASS": "DONTCARE", "CH0_RX_GEAR_MODE": "DONTCARE", "CH0_RX_LOS_CEQ": "DONTCARE", "CH0_RX_LOS_EN": "DONTCARE", "CH0_RX_LOS_HYST_EN": "DONTCARE", "CH0_RX_LOS_LVL": "DONTCARE", "CH0_RX_RATE_SEL": "DONTCARE", "CH0_RX_SB_BYPASS": "DONTCARE", "CH0_SB_BYPASS": "DONTCARE", "CH0_SEL_SD_RX_CLK": "DONTCARE", "CH0_TDRV_DAT_SEL": "DONTCARE", "CH0_TDRV_POST_EN": "DONTCARE", "CH0_TDRV_PRE_EN": "DONTCARE", "CH0_TDRV_SLICE0_CUR": "DONTCARE", "CH0_TDRV_SLICE0_SEL": "DONTCARE", "CH0_TDRV_SLICE1_CUR": "DONTCARE", "CH0_TDRV_SLICE1_SEL": "DONTCARE", "CH0_TDRV_SLICE2_CUR": "DONTCARE", "CH0_TDRV_SLICE2_SEL": "DONTCARE", "CH0_TDRV_SLICE3_CUR": "DONTCARE", "CH0_TDRV_SLICE3_SEL": "DONTCARE", "CH0_TDRV_SLICE4_CUR": "DONTCARE", "CH0_TDRV_SLICE4_SEL": "DONTCARE", "CH0_TDRV_SLICE5_CUR": "DONTCARE", "CH0_TDRV_SLICE5_SEL": "DONTCARE", "CH0_TPWDNB": "DONTCARE", "CH0_TXAMPLITUDE": "DONTCARE", "CH0_TXDEPOST": "DONTCARE", "CH0_TXDEPRE": "DONTCARE", "CH0_TX_CM_SEL": "DONTCARE", "CH0_TX_DIV11_SEL": "DONTCARE", "CH0_TX_GEAR_BYPASS": "DONTCARE", "CH0_TX_GEAR_MODE": "DONTCARE", "CH0_TX_POST_SIGN": "DONTCARE", "CH0_TX_PRE_SIGN": "DONTCARE", "CH0_UC_MODE": "DONTCARE", "CH0_UDF_COMMA_A": "DONTCARE", "CH0_UDF_COMMA_B": "DONTCARE", "CH0_UDF_COMMA_MASK": "DONTCARE", "CH0_WA_BYPASS": "DONTCARE", "CH0_WA_MODE": "DONTCARE", "CH1_AUTO_CALIB_EN": "DONTCARE", "CH1_AUTO_FACQ_EN": "DONTCARE", "CH1_BAND_THRESHOLD": "DONTCARE", "CH1_CALIB_CK_MODE": "DONTCARE", "CH1_CC_MATCH_1": "DONTCARE", "CH1_CC_MATCH_2": "DONTCARE", "CH1_CC_MATCH_3": "DONTCARE", "CH1_CC_MATCH_4": "DONTCARE", "CH1_CDR_CNT4SEL": "DONTCARE", "CH1_CDR_CNT8SEL": "DONTCARE", "CH1_CDR_MAX_RATE": "DONTCARE", "CH1_CTC_BYPASS": "DONTCARE", "CH1_DCOATDCFG": "DONTCARE", "CH1_DCOATDDLY": "DONTCARE", "CH1_DCOBYPSATD": "DONTCARE", "CH1_DCOCALDIV": "DONTCARE", "CH1_DCOCTLGI": "DONTCARE", "CH1_DCODISBDAVOID": "DONTCARE", "CH1_DCOFLTDAC": "DONTCARE", "CH1_DCOFTNRG": "DONTCARE", "CH1_DCOIOSTUNE": "DONTCARE", "CH1_DCOITUNE": "DONTCARE", "CH1_DCOITUNE4LSB": "DONTCARE", "CH1_DCOIUPDNX2": "DONTCARE", "CH1_DCONUOFLSB": "DONTCARE", "CH1_DCOSCALEI": "DONTCARE", "CH1_DCOSTARTVAL": "DONTCARE", "CH1_DCOSTEP": "DONTCARE", "CH1_DEC_BYPASS": "DONTCARE", "CH1_ENABLE_CG_ALIGN": "DONTCARE", "CH1_ENC_BYPASS": "DONTCARE", "CH1_FF_RX_F_CLK_DIS": "DONTCARE", "CH1_FF_RX_H_CLK_EN": "DONTCARE", "CH1_FF_TX_F_CLK_DIS": "DONTCARE", "CH1_FF_TX_H_CLK_EN": "DONTCARE", "CH1_GE_AN_ENABLE": "DONTCARE", "CH1_INVERT_RX": "DONTCARE", "CH1_INVERT_TX": "DONTCARE", "CH1_LDR_CORE2TX_SEL": "DONTCARE", "CH1_LDR_RX2CORE_SEL": "DONTCARE", "CH1_LEQ_OFFSET_SEL": "DONTCARE", "CH1_LEQ_OFFSET_TRIM": "DONTCARE", "CH1_LSM_DISABLE": "DONTCARE", "CH1_MATCH_2_ENABLE": "DONTCARE", "CH1_MATCH_4_ENABLE": "DONTCARE", "CH1_MIN_IPG_CNT": "DONTCARE", "CH1_PCIE_EI_EN": "DONTCARE", "CH1_PCIE_MODE": "DONTCARE", "CH1_PCS_DET_TIME_SEL": "DONTCARE", "CH1_PDEN_SEL": "DONTCARE", "CH1_PRBS_ENABLE": "DONTCARE", "CH1_PRBS_LOCK": "DONTCARE", "CH1_PRBS_SELECTION": "DONTCARE", "CH1_PROTOCOL": "DONTCARE", "CH1_RATE_MODE_RX": "DONTCARE", "CH1_RATE_MODE_TX": "DONTCARE", "CH1_RCV_DCC_EN": "DONTCARE", "CH1_REG_BAND_OFFSET": "DONTCARE", "CH1_REG_BAND_SEL": "DONTCARE", "CH1_REG_IDAC_EN": "DONTCARE", "CH1_REG_IDAC_SEL": "DONTCARE", "CH1_REQ_EN": "DONTCARE", "CH1_REQ_LVL_SET": "DONTCARE", "CH1_RIO_MODE": "DONTCARE", "CH1_RLOS_SEL": "DONTCARE", "CH1_RPWDNB": "DONTCARE", "CH1_RTERM_RX": "DONTCARE", "CH1_RTERM_TX": "DONTCARE", "CH1_RXIN_CM": "DONTCARE", "CH1_RXTERM_CM": "DONTCARE", "CH1_RX_DCO_CK_DIV": "DONTCARE", "CH1_RX_DIV11_SEL": "DONTCARE", "CH1_RX_GEAR_BYPASS": "DONTCARE", "CH1_RX_GEAR_MODE": "DONTCARE", "CH1_RX_LOS_CEQ": "DONTCARE", "CH1_RX_LOS_EN": "DONTCARE", "CH1_RX_LOS_HYST_EN": "DONTCARE", "CH1_RX_LOS_LVL": "DONTCARE", "CH1_RX_RATE_SEL": "DONTCARE", "CH1_RX_SB_BYPASS": "DONTCARE", "CH1_SB_BYPASS": "DONTCARE", "CH1_SEL_SD_RX_CLK": "DONTCARE", "CH1_TDRV_DAT_SEL": "DONTCARE", "CH1_TDRV_POST_EN": "DONTCARE", "CH1_TDRV_PRE_EN": "DONTCARE", "CH1_TDRV_SLICE0_CUR": "DONTCARE", "CH1_TDRV_SLICE0_SEL": "DONTCARE", "CH1_TDRV_SLICE1_CUR": "DONTCARE", "CH1_TDRV_SLICE1_SEL": "DONTCARE", "CH1_TDRV_SLICE2_CUR": "DONTCARE", "CH1_TDRV_SLICE2_SEL": "DONTCARE", "CH1_TDRV_SLICE3_CUR": "DONTCARE", "CH1_TDRV_SLICE3_SEL": "DONTCARE", "CH1_TDRV_SLICE4_CUR": "DONTCARE", "CH1_TDRV_SLICE4_SEL": "DONTCARE", "CH1_TDRV_SLICE5_CUR": "DONTCARE", "CH1_TDRV_SLICE5_SEL": "DONTCARE", "CH1_TPWDNB": "DONTCARE", "CH1_TXAMPLITUDE": "DONTCARE", "CH1_TXDEPOST": "DONTCARE", "CH1_TXDEPRE": "DONTCARE", "CH1_TX_CM_SEL": "DONTCARE", "CH1_TX_DIV11_SEL": "DONTCARE", "CH1_TX_GEAR_BYPASS": "DONTCARE", "CH1_TX_GEAR_MODE": "DONTCARE", "CH1_TX_POST_SIGN": "DONTCARE", "CH1_TX_PRE_SIGN": "DONTCARE", "CH1_UC_MODE": "DONTCARE", "CH1_UDF_COMMA_A": "DONTCARE", "CH1_UDF_COMMA_B": "DONTCARE", "CH1_UDF_COMMA_MASK": "DONTCARE", "CH1_WA_BYPASS": "DONTCARE", "CH1_WA_MODE": "DONTCARE", "D_BITCLK_FROM_ND_EN": "DONTCARE", "D_BITCLK_LOCAL_EN": "DONTCARE", "D_BITCLK_ND_EN": "DONTCARE", "D_BUS8BIT_SEL": "DONTCARE", "D_CDR_LOL_SET": "DONTCARE", "D_CMUSETBIASI": "DONTCARE", "D_CMUSETI4CPP": "DONTCARE", "D_CMUSETI4CPZ": "DONTCARE", "D_CMUSETI4VCO": "DONTCARE", "D_CMUSETICP4P": "DONTCARE", "D_CMUSETICP4Z": "DONTCARE", "D_CMUSETINITVCT": "DONTCARE", "D_CMUSETISCL4VCO": "DONTCARE", "D_CMUSETP1GM": "DONTCARE", "D_CMUSETP2AGM": "DONTCARE", "D_CMUSETZGM": "DONTCARE", "D_DCO_CALIB_TIME_SEL": "DONTCARE", "D_HIGH_MARK": "DONTCARE", "D_IB_PWDNB": "DONTCARE", "D_ISETLOS": "DONTCARE", "D_LOW_MARK": "DONTCARE", "D_MACROPDB": "DONTCARE", "D_PD_ISET": "DONTCARE", "D_PLL_LOL_SET": "DONTCARE", "D_REFCK_MODE": "DONTCARE", "D_REQ_ISET": "DONTCARE", "D_RG_EN": "DONTCARE", "D_RG_SET": "DONTCARE", "D_SETICONST_AUX": "DONTCARE", "D_SETICONST_CH": "DONTCARE", "D_SETIRPOLY_AUX": "DONTCARE", "D_SETIRPOLY_CH": "DONTCARE", "D_SETPLLRC": "DONTCARE", "D_SYNC_LOCAL_EN": "DONTCARE", "D_SYNC_ND_EN": "DONTCARE", "D_TXPLL_PWDNB": "DONTCARE", "D_TX_MAX_RATE": "DONTCARE", "D_TX_VCO_CK_DIV": "DONTCARE", "D_XGE_MODE": "DONTCARE" }, "ports": { "CH0_HDINP": { "direction": "input", "bits": [ 2 ] }, "CH1_HDINP": { "direction": "input", "bits": [ 3 ] }, "CH0_HDINN": { "direction": "input", "bits": [ 4 ] }, "CH1_HDINN": { "direction": "input", "bits": [ 5 ] }, "D_TXBIT_CLKP_FROM_ND": { "direction": "input", "bits": [ 6 ] }, "D_TXBIT_CLKN_FROM_ND": { "direction": "input", "bits": [ 7 ] }, "D_SYNC_ND": { "direction": "input", "bits": [ 8 ] }, "D_TXPLL_LOL_FROM_ND": { "direction": "input", "bits": [ 9 ] }, "CH0_RX_REFCLK": { "direction": "input", "bits": [ 10 ] }, "CH1_RX_REFCLK": { "direction": "input", "bits": [ 11 ] }, "CH0_FF_RXI_CLK": { "direction": "input", "bits": [ 12 ] }, "CH1_FF_RXI_CLK": { "direction": "input", "bits": [ 13 ] }, "CH0_FF_TXI_CLK": { "direction": "input", "bits": [ 14 ] }, "CH1_FF_TXI_CLK": { "direction": "input", "bits": [ 15 ] }, "CH0_FF_EBRD_CLK": { "direction": "input", "bits": [ 16 ] }, "CH1_FF_EBRD_CLK": { "direction": "input", "bits": [ 17 ] }, "CH0_FF_TX_D_0": { "direction": "input", "bits": [ 18 ] }, "CH1_FF_TX_D_0": { "direction": "input", "bits": [ 19 ] }, "CH0_FF_TX_D_1": { "direction": "input", "bits": [ 20 ] }, "CH1_FF_TX_D_1": { "direction": "input", "bits": [ 21 ] }, "CH0_FF_TX_D_2": { "direction": "input", "bits": [ 22 ] }, "CH1_FF_TX_D_2": { "direction": "input", "bits": [ 23 ] }, "CH0_FF_TX_D_3": { "direction": "input", "bits": [ 24 ] }, "CH1_FF_TX_D_3": { "direction": "input", "bits": [ 25 ] }, "CH0_FF_TX_D_4": { "direction": "input", "bits": [ 26 ] }, "CH1_FF_TX_D_4": { "direction": "input", "bits": [ 27 ] }, "CH0_FF_TX_D_5": { "direction": "input", "bits": [ 28 ] }, "CH1_FF_TX_D_5": { "direction": "input", "bits": [ 29 ] }, "CH0_FF_TX_D_6": { "direction": "input", "bits": [ 30 ] }, "CH1_FF_TX_D_6": { "direction": "input", "bits": [ 31 ] }, "CH0_FF_TX_D_7": { "direction": "input", "bits": [ 32 ] }, "CH1_FF_TX_D_7": { "direction": "input", "bits": [ 33 ] }, "CH0_FF_TX_D_8": { "direction": "input", "bits": [ 34 ] }, "CH1_FF_TX_D_8": { "direction": "input", "bits": [ 35 ] }, "CH0_FF_TX_D_9": { "direction": "input", "bits": [ 36 ] }, "CH1_FF_TX_D_9": { "direction": "input", "bits": [ 37 ] }, "CH0_FF_TX_D_10": { "direction": "input", "bits": [ 38 ] }, "CH1_FF_TX_D_10": { "direction": "input", "bits": [ 39 ] }, "CH0_FF_TX_D_11": { "direction": "input", "bits": [ 40 ] }, "CH1_FF_TX_D_11": { "direction": "input", "bits": [ 41 ] }, "CH0_FF_TX_D_12": { "direction": "input", "bits": [ 42 ] }, "CH1_FF_TX_D_12": { "direction": "input", "bits": [ 43 ] }, "CH0_FF_TX_D_13": { "direction": "input", "bits": [ 44 ] }, "CH1_FF_TX_D_13": { "direction": "input", "bits": [ 45 ] }, "CH0_FF_TX_D_14": { "direction": "input", "bits": [ 46 ] }, "CH1_FF_TX_D_14": { "direction": "input", "bits": [ 47 ] }, "CH0_FF_TX_D_15": { "direction": "input", "bits": [ 48 ] }, "CH1_FF_TX_D_15": { "direction": "input", "bits": [ 49 ] }, "CH0_FF_TX_D_16": { "direction": "input", "bits": [ 50 ] }, "CH1_FF_TX_D_16": { "direction": "input", "bits": [ 51 ] }, "CH0_FF_TX_D_17": { "direction": "input", "bits": [ 52 ] }, "CH1_FF_TX_D_17": { "direction": "input", "bits": [ 53 ] }, "CH0_FF_TX_D_18": { "direction": "input", "bits": [ 54 ] }, "CH1_FF_TX_D_18": { "direction": "input", "bits": [ 55 ] }, "CH0_FF_TX_D_19": { "direction": "input", "bits": [ 56 ] }, "CH1_FF_TX_D_19": { "direction": "input", "bits": [ 57 ] }, "CH0_FF_TX_D_20": { "direction": "input", "bits": [ 58 ] }, "CH1_FF_TX_D_20": { "direction": "input", "bits": [ 59 ] }, "CH0_FF_TX_D_21": { "direction": "input", "bits": [ 60 ] }, "CH1_FF_TX_D_21": { "direction": "input", "bits": [ 61 ] }, "CH0_FF_TX_D_22": { "direction": "input", "bits": [ 62 ] }, "CH1_FF_TX_D_22": { "direction": "input", "bits": [ 63 ] }, "CH0_FF_TX_D_23": { "direction": "input", "bits": [ 64 ] }, "CH1_FF_TX_D_23": { "direction": "input", "bits": [ 65 ] }, "CH0_FFC_EI_EN": { "direction": "input", "bits": [ 66 ] }, "CH1_FFC_EI_EN": { "direction": "input", "bits": [ 67 ] }, "CH0_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 68 ] }, "CH1_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 69 ] }, "CH0_FFC_PCIE_CT": { "direction": "input", "bits": [ 70 ] }, "CH1_FFC_PCIE_CT": { "direction": "input", "bits": [ 71 ] }, "CH0_FFC_SB_INV_RX": { "direction": "input", "bits": [ 72 ] }, "CH1_FFC_SB_INV_RX": { "direction": "input", "bits": [ 73 ] }, "CH0_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 74 ] }, "CH1_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 75 ] }, "CH0_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 76 ] }, "CH1_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 77 ] }, "CH0_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 78 ] }, "CH1_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 79 ] }, "CH0_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 80 ] }, "CH1_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 81 ] }, "CH0_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 82 ] }, "CH1_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 83 ] }, "CH0_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 84 ] }, "CH1_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 85 ] }, "CH0_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 86 ] }, "CH1_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 87 ] }, "CH0_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 88 ] }, "CH1_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 89 ] }, "CH0_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 90 ] }, "CH1_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 91 ] }, "CH0_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 92 ] }, "CH1_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 93 ] }, "CH0_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 94 ] }, "CH1_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 95 ] }, "CH0_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 96 ] }, "CH1_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 97 ] }, "CH0_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 98 ] }, "CH1_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 99 ] }, "CH0_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 100 ] }, "CH1_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 101 ] }, "CH0_FFC_RRST": { "direction": "input", "bits": [ 102 ] }, "CH1_FFC_RRST": { "direction": "input", "bits": [ 103 ] }, "CH0_FFC_TXPWDNB": { "direction": "input", "bits": [ 104 ] }, "CH1_FFC_TXPWDNB": { "direction": "input", "bits": [ 105 ] }, "CH0_FFC_RXPWDNB": { "direction": "input", "bits": [ 106 ] }, "CH1_FFC_RXPWDNB": { "direction": "input", "bits": [ 107 ] }, "CH0_LDR_CORE2TX": { "direction": "input", "bits": [ 108 ] }, "CH1_LDR_CORE2TX": { "direction": "input", "bits": [ 109 ] }, "D_SCIWDATA0": { "direction": "input", "bits": [ 110 ] }, "D_SCIWDATA1": { "direction": "input", "bits": [ 111 ] }, "D_SCIWDATA2": { "direction": "input", "bits": [ 112 ] }, "D_SCIWDATA3": { "direction": "input", "bits": [ 113 ] }, "D_SCIWDATA4": { "direction": "input", "bits": [ 114 ] }, "D_SCIWDATA5": { "direction": "input", "bits": [ 115 ] }, "D_SCIWDATA6": { "direction": "input", "bits": [ 116 ] }, "D_SCIWDATA7": { "direction": "input", "bits": [ 117 ] }, "D_SCIADDR0": { "direction": "input", "bits": [ 118 ] }, "D_SCIADDR1": { "direction": "input", "bits": [ 119 ] }, "D_SCIADDR2": { "direction": "input", "bits": [ 120 ] }, "D_SCIADDR3": { "direction": "input", "bits": [ 121 ] }, "D_SCIADDR4": { "direction": "input", "bits": [ 122 ] }, "D_SCIADDR5": { "direction": "input", "bits": [ 123 ] }, "D_SCIENAUX": { "direction": "input", "bits": [ 124 ] }, "D_SCISELAUX": { "direction": "input", "bits": [ 125 ] }, "CH0_SCIEN": { "direction": "input", "bits": [ 126 ] }, "CH1_SCIEN": { "direction": "input", "bits": [ 127 ] }, "CH0_SCISEL": { "direction": "input", "bits": [ 128 ] }, "CH1_SCISEL": { "direction": "input", "bits": [ 129 ] }, "D_SCIRD": { "direction": "input", "bits": [ 130 ] }, "D_SCIWSTN": { "direction": "input", "bits": [ 131 ] }, "D_CYAWSTN": { "direction": "input", "bits": [ 132 ] }, "D_FFC_SYNC_TOGGLE": { "direction": "input", "bits": [ 133 ] }, "D_FFC_DUAL_RST": { "direction": "input", "bits": [ 134 ] }, "D_FFC_MACRO_RST": { "direction": "input", "bits": [ 135 ] }, "D_FFC_MACROPDB": { "direction": "input", "bits": [ 136 ] }, "D_FFC_TRST": { "direction": "input", "bits": [ 137 ] }, "CH0_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 138 ] }, "CH1_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 139 ] }, "D_SCAN_ENABLE": { "direction": "input", "bits": [ 140 ] }, "D_SCAN_IN_0": { "direction": "input", "bits": [ 141 ] }, "D_SCAN_IN_1": { "direction": "input", "bits": [ 142 ] }, "D_SCAN_IN_2": { "direction": "input", "bits": [ 143 ] }, "D_SCAN_IN_3": { "direction": "input", "bits": [ 144 ] }, "D_SCAN_IN_4": { "direction": "input", "bits": [ 145 ] }, "D_SCAN_IN_5": { "direction": "input", "bits": [ 146 ] }, "D_SCAN_IN_6": { "direction": "input", "bits": [ 147 ] }, "D_SCAN_IN_7": { "direction": "input", "bits": [ 148 ] }, "D_SCAN_MODE": { "direction": "input", "bits": [ 149 ] }, "D_SCAN_RESET": { "direction": "input", "bits": [ 150 ] }, "D_CIN0": { "direction": "input", "bits": [ 151 ] }, "D_CIN1": { "direction": "input", "bits": [ 152 ] }, "D_CIN2": { "direction": "input", "bits": [ 153 ] }, "D_CIN3": { "direction": "input", "bits": [ 154 ] }, "D_CIN4": { "direction": "input", "bits": [ 155 ] }, "D_CIN5": { "direction": "input", "bits": [ 156 ] }, "D_CIN6": { "direction": "input", "bits": [ 157 ] }, "D_CIN7": { "direction": "input", "bits": [ 158 ] }, "D_CIN8": { "direction": "input", "bits": [ 159 ] }, "D_CIN9": { "direction": "input", "bits": [ 160 ] }, "D_CIN10": { "direction": "input", "bits": [ 161 ] }, "D_CIN11": { "direction": "input", "bits": [ 162 ] }, "CH0_HDOUTP": { "direction": "output", "bits": [ 163 ] }, "CH1_HDOUTP": { "direction": "output", "bits": [ 164 ] }, "CH0_HDOUTN": { "direction": "output", "bits": [ 165 ] }, "CH1_HDOUTN": { "direction": "output", "bits": [ 166 ] }, "D_TXBIT_CLKP_TO_ND": { "direction": "output", "bits": [ 167 ] }, "D_TXBIT_CLKN_TO_ND": { "direction": "output", "bits": [ 168 ] }, "D_SYNC_PULSE2ND": { "direction": "output", "bits": [ 169 ] }, "D_TXPLL_LOL_TO_ND": { "direction": "output", "bits": [ 170 ] }, "CH0_FF_RX_F_CLK": { "direction": "output", "bits": [ 171 ] }, "CH1_FF_RX_F_CLK": { "direction": "output", "bits": [ 172 ] }, "CH0_FF_RX_H_CLK": { "direction": "output", "bits": [ 173 ] }, "CH1_FF_RX_H_CLK": { "direction": "output", "bits": [ 174 ] }, "CH0_FF_TX_F_CLK": { "direction": "output", "bits": [ 175 ] }, "CH1_FF_TX_F_CLK": { "direction": "output", "bits": [ 176 ] }, "CH0_FF_TX_H_CLK": { "direction": "output", "bits": [ 177 ] }, "CH1_FF_TX_H_CLK": { "direction": "output", "bits": [ 178 ] }, "CH0_FF_RX_PCLK": { "direction": "output", "bits": [ 179 ] }, "CH1_FF_RX_PCLK": { "direction": "output", "bits": [ 180 ] }, "CH0_FF_TX_PCLK": { "direction": "output", "bits": [ 181 ] }, "CH1_FF_TX_PCLK": { "direction": "output", "bits": [ 182 ] }, "CH0_FF_RX_D_0": { "direction": "output", "bits": [ 183 ] }, "CH1_FF_RX_D_0": { "direction": "output", "bits": [ 184 ] }, "CH0_FF_RX_D_1": { "direction": "output", "bits": [ 185 ] }, "CH1_FF_RX_D_1": { "direction": "output", "bits": [ 186 ] }, "CH0_FF_RX_D_2": { "direction": "output", "bits": [ 187 ] }, "CH1_FF_RX_D_2": { "direction": "output", "bits": [ 188 ] }, "CH0_FF_RX_D_3": { "direction": "output", "bits": [ 189 ] }, "CH1_FF_RX_D_3": { "direction": "output", "bits": [ 190 ] }, "CH0_FF_RX_D_4": { "direction": "output", "bits": [ 191 ] }, "CH1_FF_RX_D_4": { "direction": "output", "bits": [ 192 ] }, "CH0_FF_RX_D_5": { "direction": "output", "bits": [ 193 ] }, "CH1_FF_RX_D_5": { "direction": "output", "bits": [ 194 ] }, "CH0_FF_RX_D_6": { "direction": "output", "bits": [ 195 ] }, "CH1_FF_RX_D_6": { "direction": "output", "bits": [ 196 ] }, "CH0_FF_RX_D_7": { "direction": "output", "bits": [ 197 ] }, "CH1_FF_RX_D_7": { "direction": "output", "bits": [ 198 ] }, "CH0_FF_RX_D_8": { "direction": "output", "bits": [ 199 ] }, "CH1_FF_RX_D_8": { "direction": "output", "bits": [ 200 ] }, "CH0_FF_RX_D_9": { "direction": "output", "bits": [ 201 ] }, "CH1_FF_RX_D_9": { "direction": "output", "bits": [ 202 ] }, "CH0_FF_RX_D_10": { "direction": "output", "bits": [ 203 ] }, "CH1_FF_RX_D_10": { "direction": "output", "bits": [ 204 ] }, "CH0_FF_RX_D_11": { "direction": "output", "bits": [ 205 ] }, "CH1_FF_RX_D_11": { "direction": "output", "bits": [ 206 ] }, "CH0_FF_RX_D_12": { "direction": "output", "bits": [ 207 ] }, "CH1_FF_RX_D_12": { "direction": "output", "bits": [ 208 ] }, "CH0_FF_RX_D_13": { "direction": "output", "bits": [ 209 ] }, "CH1_FF_RX_D_13": { "direction": "output", "bits": [ 210 ] }, "CH0_FF_RX_D_14": { "direction": "output", "bits": [ 211 ] }, "CH1_FF_RX_D_14": { "direction": "output", "bits": [ 212 ] }, "CH0_FF_RX_D_15": { "direction": "output", "bits": [ 213 ] }, "CH1_FF_RX_D_15": { "direction": "output", "bits": [ 214 ] }, "CH0_FF_RX_D_16": { "direction": "output", "bits": [ 215 ] }, "CH1_FF_RX_D_16": { "direction": "output", "bits": [ 216 ] }, "CH0_FF_RX_D_17": { "direction": "output", "bits": [ 217 ] }, "CH1_FF_RX_D_17": { "direction": "output", "bits": [ 218 ] }, "CH0_FF_RX_D_18": { "direction": "output", "bits": [ 219 ] }, "CH1_FF_RX_D_18": { "direction": "output", "bits": [ 220 ] }, "CH0_FF_RX_D_19": { "direction": "output", "bits": [ 221 ] }, "CH1_FF_RX_D_19": { "direction": "output", "bits": [ 222 ] }, "CH0_FF_RX_D_20": { "direction": "output", "bits": [ 223 ] }, "CH1_FF_RX_D_20": { "direction": "output", "bits": [ 224 ] }, "CH0_FF_RX_D_21": { "direction": "output", "bits": [ 225 ] }, "CH1_FF_RX_D_21": { "direction": "output", "bits": [ 226 ] }, "CH0_FF_RX_D_22": { "direction": "output", "bits": [ 227 ] }, "CH1_FF_RX_D_22": { "direction": "output", "bits": [ 228 ] }, "CH0_FF_RX_D_23": { "direction": "output", "bits": [ 229 ] }, "CH1_FF_RX_D_23": { "direction": "output", "bits": [ 230 ] }, "CH0_FFS_PCIE_DONE": { "direction": "output", "bits": [ 231 ] }, "CH1_FFS_PCIE_DONE": { "direction": "output", "bits": [ 232 ] }, "CH0_FFS_PCIE_CON": { "direction": "output", "bits": [ 233 ] }, "CH1_FFS_PCIE_CON": { "direction": "output", "bits": [ 234 ] }, "CH0_FFS_RLOS": { "direction": "output", "bits": [ 235 ] }, "CH1_FFS_RLOS": { "direction": "output", "bits": [ 236 ] }, "CH0_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 237 ] }, "CH1_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 238 ] }, "CH0_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 239 ] }, "CH1_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 240 ] }, "CH0_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 241 ] }, "CH1_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 242 ] }, "CH0_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 243 ] }, "CH1_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 244 ] }, "CH0_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 245 ] }, "CH1_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 246 ] }, "CH0_FFS_RLOL": { "direction": "output", "bits": [ 247 ] }, "CH1_FFS_RLOL": { "direction": "output", "bits": [ 248 ] }, "CH0_FFS_SKP_ADDED": { "direction": "output", "bits": [ 249 ] }, "CH1_FFS_SKP_ADDED": { "direction": "output", "bits": [ 250 ] }, "CH0_FFS_SKP_DELETED": { "direction": "output", "bits": [ 251 ] }, "CH1_FFS_SKP_DELETED": { "direction": "output", "bits": [ 252 ] }, "CH0_LDR_RX2CORE": { "direction": "output", "bits": [ 253 ] }, "CH1_LDR_RX2CORE": { "direction": "output", "bits": [ 254 ] }, "D_SCIRDATA0": { "direction": "output", "bits": [ 255 ] }, "D_SCIRDATA1": { "direction": "output", "bits": [ 256 ] }, "D_SCIRDATA2": { "direction": "output", "bits": [ 257 ] }, "D_SCIRDATA3": { "direction": "output", "bits": [ 258 ] }, "D_SCIRDATA4": { "direction": "output", "bits": [ 259 ] }, "D_SCIRDATA5": { "direction": "output", "bits": [ 260 ] }, "D_SCIRDATA6": { "direction": "output", "bits": [ 261 ] }, "D_SCIRDATA7": { "direction": "output", "bits": [ 262 ] }, "D_SCIINT": { "direction": "output", "bits": [ 263 ] }, "D_SCAN_OUT_0": { "direction": "output", "bits": [ 264 ] }, "D_SCAN_OUT_1": { "direction": "output", "bits": [ 265 ] }, "D_SCAN_OUT_2": { "direction": "output", "bits": [ 266 ] }, "D_SCAN_OUT_3": { "direction": "output", "bits": [ 267 ] }, "D_SCAN_OUT_4": { "direction": "output", "bits": [ 268 ] }, "D_SCAN_OUT_5": { "direction": "output", "bits": [ 269 ] }, "D_SCAN_OUT_6": { "direction": "output", "bits": [ 270 ] }, "D_SCAN_OUT_7": { "direction": "output", "bits": [ 271 ] }, "D_COUT0": { "direction": "output", "bits": [ 272 ] }, "D_COUT1": { "direction": "output", "bits": [ 273 ] }, "D_COUT2": { "direction": "output", "bits": [ 274 ] }, "D_COUT3": { "direction": "output", "bits": [ 275 ] }, "D_COUT4": { "direction": "output", "bits": [ 276 ] }, "D_COUT5": { "direction": "output", "bits": [ 277 ] }, "D_COUT6": { "direction": "output", "bits": [ 278 ] }, "D_COUT7": { "direction": "output", "bits": [ 279 ] }, "D_COUT8": { "direction": "output", "bits": [ 280 ] }, "D_COUT9": { "direction": "output", "bits": [ 281 ] }, "D_COUT10": { "direction": "output", "bits": [ 282 ] }, "D_COUT11": { "direction": "output", "bits": [ 283 ] }, "D_COUT12": { "direction": "output", "bits": [ 284 ] }, "D_COUT13": { "direction": "output", "bits": [ 285 ] }, "D_COUT14": { "direction": "output", "bits": [ 286 ] }, "D_COUT15": { "direction": "output", "bits": [ 287 ] }, "D_COUT16": { "direction": "output", "bits": [ 288 ] }, "D_COUT17": { "direction": "output", "bits": [ 289 ] }, "D_COUT18": { "direction": "output", "bits": [ 290 ] }, "D_COUT19": { "direction": "output", "bits": [ 291 ] }, "D_REFCLKI": { "direction": "input", "bits": [ 292 ] }, "D_FFS_PLOL": { "direction": "output", "bits": [ 293 ] } }, "cells": { }, "netnames": { "CH0_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1876.11-1876.33" } }, "CH0_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1826.11-1826.32" } }, "CH0_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1832.11-1832.32" } }, "CH0_FFC_EI_EN": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1804.11-1804.24" } }, "CH0_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1812.11-1812.33" } }, "CH0_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1816.11-1816.30" } }, "CH0_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1838.11-1838.30" } }, "CH0_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1836.11-1836.30" } }, "CH0_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1834.11-1834.33" } }, "CH0_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1808.11-1808.26" } }, "CH0_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1806.11-1806.30" } }, "CH0_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1820.11-1820.28" } }, "CH0_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1822.11-1822.31" } }, "CH0_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1824.11-1824.31" } }, "CH0_FFC_RRST": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1840.11-1840.23" } }, "CH0_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1844.11-1844.26" } }, "CH0_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1828.11-1828.31" } }, "CH0_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1810.11-1810.28" } }, "CH0_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1818.11-1818.30" } }, "CH0_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1814.11-1814.32" } }, "CH0_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1842.11-1842.26" } }, "CH0_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1830.11-1830.31" } }, "CH0_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1979.12-1979.30" } }, "CH0_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1977.12-1977.31" } }, "CH0_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1975.12-1975.34" } }, "CH0_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1971.12-1971.28" } }, "CH0_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1969.12-1969.29" } }, "CH0_FFS_RLOL": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1985.12-1985.24" } }, "CH0_FFS_RLOS": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1973.12-1973.24" } }, "CH0_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1981.12-1981.34" } }, "CH0_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1987.12-1987.29" } }, "CH0_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1989.12-1989.31" } }, "CH0_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1983.12-1983.34" } }, "CH0_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1754.11-1754.26" } }, "CH0_FF_RXI_CLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1750.11-1750.25" } }, "CH0_FF_RX_D_0": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1921.12-1921.25" } }, "CH0_FF_RX_D_1": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1923.12-1923.25" } }, "CH0_FF_RX_D_10": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1941.12-1941.26" } }, "CH0_FF_RX_D_11": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1943.12-1943.26" } }, "CH0_FF_RX_D_12": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1945.12-1945.26" } }, "CH0_FF_RX_D_13": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1947.12-1947.26" } }, "CH0_FF_RX_D_14": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1949.12-1949.26" } }, "CH0_FF_RX_D_15": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1951.12-1951.26" } }, "CH0_FF_RX_D_16": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1953.12-1953.26" } }, "CH0_FF_RX_D_17": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1955.12-1955.26" } }, "CH0_FF_RX_D_18": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1957.12-1957.26" } }, "CH0_FF_RX_D_19": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1959.12-1959.26" } }, "CH0_FF_RX_D_2": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1925.12-1925.25" } }, "CH0_FF_RX_D_20": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1961.12-1961.26" } }, "CH0_FF_RX_D_21": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1963.12-1963.26" } }, "CH0_FF_RX_D_22": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1965.12-1965.26" } }, "CH0_FF_RX_D_23": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1967.12-1967.26" } }, "CH0_FF_RX_D_3": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1927.12-1927.25" } }, "CH0_FF_RX_D_4": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1929.12-1929.25" } }, "CH0_FF_RX_D_5": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1931.12-1931.25" } }, "CH0_FF_RX_D_6": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1933.12-1933.25" } }, "CH0_FF_RX_D_7": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1935.12-1935.25" } }, "CH0_FF_RX_D_8": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1937.12-1937.25" } }, "CH0_FF_RX_D_9": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1939.12-1939.25" } }, "CH0_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1909.12-1909.27" } }, "CH0_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1911.12-1911.27" } }, "CH0_FF_RX_PCLK": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1917.12-1917.26" } }, "CH0_FF_TXI_CLK": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1752.11-1752.25" } }, "CH0_FF_TX_D_0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1756.11-1756.24" } }, "CH0_FF_TX_D_1": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1758.11-1758.24" } }, "CH0_FF_TX_D_10": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1776.11-1776.25" } }, "CH0_FF_TX_D_11": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1778.11-1778.25" } }, "CH0_FF_TX_D_12": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1780.11-1780.25" } }, "CH0_FF_TX_D_13": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1782.11-1782.25" } }, "CH0_FF_TX_D_14": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1784.11-1784.25" } }, "CH0_FF_TX_D_15": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1786.11-1786.25" } }, "CH0_FF_TX_D_16": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1788.11-1788.25" } }, "CH0_FF_TX_D_17": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1790.11-1790.25" } }, "CH0_FF_TX_D_18": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1792.11-1792.25" } }, "CH0_FF_TX_D_19": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1794.11-1794.25" } }, "CH0_FF_TX_D_2": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1760.11-1760.24" } }, "CH0_FF_TX_D_20": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1796.11-1796.25" } }, "CH0_FF_TX_D_21": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1798.11-1798.25" } }, "CH0_FF_TX_D_22": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1800.11-1800.25" } }, "CH0_FF_TX_D_23": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1802.11-1802.25" } }, "CH0_FF_TX_D_3": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1762.11-1762.24" } }, "CH0_FF_TX_D_4": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1764.11-1764.24" } }, "CH0_FF_TX_D_5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1766.11-1766.24" } }, "CH0_FF_TX_D_6": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1768.11-1768.24" } }, "CH0_FF_TX_D_7": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1770.11-1770.24" } }, "CH0_FF_TX_D_8": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1772.11-1772.24" } }, "CH0_FF_TX_D_9": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1774.11-1774.24" } }, "CH0_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1913.12-1913.27" } }, "CH0_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1915.12-1915.27" } }, "CH0_FF_TX_PCLK": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1919.12-1919.26" } }, "CH0_HDINN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1741.11-1741.20" } }, "CH0_HDINP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1737.11-1737.20" } }, "CH0_HDOUTN": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1903.12-1903.22" } }, "CH0_HDOUTP": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1901.12-1901.22" } }, "CH0_LDR_CORE2TX": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1846.11-1846.26" } }, "CH0_LDR_RX2CORE": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1991.12-1991.27" } }, "CH0_RX_REFCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1748.11-1748.24" } }, "CH0_SCIEN": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1864.11-1864.20" } }, "CH0_SCISEL": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1866.11-1866.21" } }, "CH1_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1877.11-1877.33" } }, "CH1_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1827.11-1827.32" } }, "CH1_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1833.11-1833.32" } }, "CH1_FFC_EI_EN": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1805.11-1805.24" } }, "CH1_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1813.11-1813.33" } }, "CH1_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1817.11-1817.30" } }, "CH1_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1839.11-1839.30" } }, "CH1_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1837.11-1837.30" } }, "CH1_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1835.11-1835.33" } }, "CH1_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1809.11-1809.26" } }, "CH1_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1807.11-1807.30" } }, "CH1_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1821.11-1821.28" } }, "CH1_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1823.11-1823.31" } }, "CH1_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1825.11-1825.31" } }, "CH1_FFC_RRST": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1841.11-1841.23" } }, "CH1_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1845.11-1845.26" } }, "CH1_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1829.11-1829.31" } }, "CH1_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1811.11-1811.28" } }, "CH1_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1819.11-1819.30" } }, "CH1_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1815.11-1815.32" } }, "CH1_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1843.11-1843.26" } }, "CH1_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1831.11-1831.31" } }, "CH1_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1980.12-1980.30" } }, "CH1_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1978.12-1978.31" } }, "CH1_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1976.12-1976.34" } }, "CH1_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1972.12-1972.28" } }, "CH1_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1970.12-1970.29" } }, "CH1_FFS_RLOL": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1986.12-1986.24" } }, "CH1_FFS_RLOS": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1974.12-1974.24" } }, "CH1_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1982.12-1982.34" } }, "CH1_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1988.12-1988.29" } }, "CH1_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1990.12-1990.31" } }, "CH1_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1984.12-1984.34" } }, "CH1_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1755.11-1755.26" } }, "CH1_FF_RXI_CLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1751.11-1751.25" } }, "CH1_FF_RX_D_0": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1922.12-1922.25" } }, "CH1_FF_RX_D_1": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1924.12-1924.25" } }, "CH1_FF_RX_D_10": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1942.12-1942.26" } }, "CH1_FF_RX_D_11": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1944.12-1944.26" } }, "CH1_FF_RX_D_12": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1946.12-1946.26" } }, "CH1_FF_RX_D_13": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1948.12-1948.26" } }, "CH1_FF_RX_D_14": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1950.12-1950.26" } }, "CH1_FF_RX_D_15": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1952.12-1952.26" } }, "CH1_FF_RX_D_16": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1954.12-1954.26" } }, "CH1_FF_RX_D_17": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1956.12-1956.26" } }, "CH1_FF_RX_D_18": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1958.12-1958.26" } }, "CH1_FF_RX_D_19": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1960.12-1960.26" } }, "CH1_FF_RX_D_2": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1926.12-1926.25" } }, "CH1_FF_RX_D_20": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1962.12-1962.26" } }, "CH1_FF_RX_D_21": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1964.12-1964.26" } }, "CH1_FF_RX_D_22": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1966.12-1966.26" } }, "CH1_FF_RX_D_23": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1968.12-1968.26" } }, "CH1_FF_RX_D_3": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1928.12-1928.25" } }, "CH1_FF_RX_D_4": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1930.12-1930.25" } }, "CH1_FF_RX_D_5": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1932.12-1932.25" } }, "CH1_FF_RX_D_6": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1934.12-1934.25" } }, "CH1_FF_RX_D_7": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1936.12-1936.25" } }, "CH1_FF_RX_D_8": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1938.12-1938.25" } }, "CH1_FF_RX_D_9": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1940.12-1940.25" } }, "CH1_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1910.12-1910.27" } }, "CH1_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1912.12-1912.27" } }, "CH1_FF_RX_PCLK": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1918.12-1918.26" } }, "CH1_FF_TXI_CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1753.11-1753.25" } }, "CH1_FF_TX_D_0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1757.11-1757.24" } }, "CH1_FF_TX_D_1": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1759.11-1759.24" } }, "CH1_FF_TX_D_10": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1777.11-1777.25" } }, "CH1_FF_TX_D_11": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1779.11-1779.25" } }, "CH1_FF_TX_D_12": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1781.11-1781.25" } }, "CH1_FF_TX_D_13": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1783.11-1783.25" } }, "CH1_FF_TX_D_14": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1785.11-1785.25" } }, "CH1_FF_TX_D_15": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1787.11-1787.25" } }, "CH1_FF_TX_D_16": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1789.11-1789.25" } }, "CH1_FF_TX_D_17": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1791.11-1791.25" } }, "CH1_FF_TX_D_18": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1793.11-1793.25" } }, "CH1_FF_TX_D_19": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1795.11-1795.25" } }, "CH1_FF_TX_D_2": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1761.11-1761.24" } }, "CH1_FF_TX_D_20": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1797.11-1797.25" } }, "CH1_FF_TX_D_21": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1799.11-1799.25" } }, "CH1_FF_TX_D_22": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1801.11-1801.25" } }, "CH1_FF_TX_D_23": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1803.11-1803.25" } }, "CH1_FF_TX_D_3": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1763.11-1763.24" } }, "CH1_FF_TX_D_4": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1765.11-1765.24" } }, "CH1_FF_TX_D_5": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1767.11-1767.24" } }, "CH1_FF_TX_D_6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1769.11-1769.24" } }, "CH1_FF_TX_D_7": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1771.11-1771.24" } }, "CH1_FF_TX_D_8": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1773.11-1773.24" } }, "CH1_FF_TX_D_9": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1775.11-1775.24" } }, "CH1_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1914.12-1914.27" } }, "CH1_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1916.12-1916.27" } }, "CH1_FF_TX_PCLK": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1920.12-1920.26" } }, "CH1_HDINN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1743.11-1743.20" } }, "CH1_HDINP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1739.11-1739.20" } }, "CH1_HDOUTN": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1904.12-1904.22" } }, "CH1_HDOUTP": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1902.12-1902.22" } }, "CH1_LDR_CORE2TX": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1847.11-1847.26" } }, "CH1_LDR_RX2CORE": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1992.12-1992.27" } }, "CH1_RX_REFCLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1749.11-1749.24" } }, "CH1_SCIEN": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1865.11-1865.20" } }, "CH1_SCISEL": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1867.11-1867.21" } }, "D_CIN0": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1889.11-1889.17" } }, "D_CIN1": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1890.11-1890.17" } }, "D_CIN10": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1899.11-1899.18" } }, "D_CIN11": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1900.11-1900.18" } }, "D_CIN2": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1891.11-1891.17" } }, "D_CIN3": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1892.11-1892.17" } }, "D_CIN4": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1893.11-1893.17" } }, "D_CIN5": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1894.11-1894.17" } }, "D_CIN6": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1895.11-1895.17" } }, "D_CIN7": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1896.11-1896.17" } }, "D_CIN8": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1897.11-1897.17" } }, "D_CIN9": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1898.11-1898.17" } }, "D_COUT0": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2010.12-2010.19" } }, "D_COUT1": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2011.12-2011.19" } }, "D_COUT10": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2020.12-2020.20" } }, "D_COUT11": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2021.12-2021.20" } }, "D_COUT12": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2022.12-2022.20" } }, "D_COUT13": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2023.12-2023.20" } }, "D_COUT14": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2024.12-2024.20" } }, "D_COUT15": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2025.12-2025.20" } }, "D_COUT16": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2026.12-2026.20" } }, "D_COUT17": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2027.12-2027.20" } }, "D_COUT18": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2028.12-2028.20" } }, "D_COUT19": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2029.12-2029.20" } }, "D_COUT2": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2012.12-2012.19" } }, "D_COUT3": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2013.12-2013.19" } }, "D_COUT4": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2014.12-2014.19" } }, "D_COUT5": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2015.12-2015.19" } }, "D_COUT6": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2016.12-2016.19" } }, "D_COUT7": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2017.12-2017.19" } }, "D_COUT8": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2018.12-2018.19" } }, "D_COUT9": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2019.12-2019.19" } }, "D_CYAWSTN": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1870.11-1870.20" } }, "D_FFC_DUAL_RST": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1872.11-1872.25" } }, "D_FFC_MACROPDB": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1874.11-1874.25" } }, "D_FFC_MACRO_RST": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1873.11-1873.26" } }, "D_FFC_SYNC_TOGGLE": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1871.11-1871.28" } }, "D_FFC_TRST": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1875.11-1875.21" } }, "D_FFS_PLOL": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2031.12-2031.22" } }, "D_REFCLKI": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2030.11-2030.20" } }, "D_SCAN_ENABLE": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1878.11-1878.24" } }, "D_SCAN_IN_0": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1879.11-1879.22" } }, "D_SCAN_IN_1": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1880.11-1880.22" } }, "D_SCAN_IN_2": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1881.11-1881.22" } }, "D_SCAN_IN_3": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1882.11-1882.22" } }, "D_SCAN_IN_4": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1883.11-1883.22" } }, "D_SCAN_IN_5": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1884.11-1884.22" } }, "D_SCAN_IN_6": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1885.11-1885.22" } }, "D_SCAN_IN_7": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1886.11-1886.22" } }, "D_SCAN_MODE": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1887.11-1887.22" } }, "D_SCAN_OUT_0": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2002.12-2002.24" } }, "D_SCAN_OUT_1": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2003.12-2003.24" } }, "D_SCAN_OUT_2": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2004.12-2004.24" } }, "D_SCAN_OUT_3": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2005.12-2005.24" } }, "D_SCAN_OUT_4": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2006.12-2006.24" } }, "D_SCAN_OUT_5": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2007.12-2007.24" } }, "D_SCAN_OUT_6": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2008.12-2008.24" } }, "D_SCAN_OUT_7": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2009.12-2009.24" } }, "D_SCAN_RESET": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1888.11-1888.23" } }, "D_SCIADDR0": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1856.11-1856.21" } }, "D_SCIADDR1": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1857.11-1857.21" } }, "D_SCIADDR2": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1858.11-1858.21" } }, "D_SCIADDR3": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1859.11-1859.21" } }, "D_SCIADDR4": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1860.11-1860.21" } }, "D_SCIADDR5": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1861.11-1861.21" } }, "D_SCIENAUX": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1862.11-1862.21" } }, "D_SCIINT": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2001.12-2001.20" } }, "D_SCIRD": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1868.11-1868.18" } }, "D_SCIRDATA0": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1993.12-1993.23" } }, "D_SCIRDATA1": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1994.12-1994.23" } }, "D_SCIRDATA2": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1995.12-1995.23" } }, "D_SCIRDATA3": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1996.12-1996.23" } }, "D_SCIRDATA4": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1997.12-1997.23" } }, "D_SCIRDATA5": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1998.12-1998.23" } }, "D_SCIRDATA6": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1999.12-1999.23" } }, "D_SCIRDATA7": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2000.12-2000.23" } }, "D_SCISELAUX": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1863.11-1863.22" } }, "D_SCIWDATA0": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1848.11-1848.22" } }, "D_SCIWDATA1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1849.11-1849.22" } }, "D_SCIWDATA2": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1850.11-1850.22" } }, "D_SCIWDATA3": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1851.11-1851.22" } }, "D_SCIWDATA4": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1852.11-1852.22" } }, "D_SCIWDATA5": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1853.11-1853.22" } }, "D_SCIWDATA6": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1854.11-1854.22" } }, "D_SCIWDATA7": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1855.11-1855.22" } }, "D_SCIWSTN": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1869.11-1869.20" } }, "D_SYNC_ND": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1746.11-1746.20" } }, "D_SYNC_PULSE2ND": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1907.12-1907.27" } }, "D_TXBIT_CLKN_FROM_ND": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1745.11-1745.31" } }, "D_TXBIT_CLKN_TO_ND": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1906.12-1906.30" } }, "D_TXBIT_CLKP_FROM_ND": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1744.11-1744.31" } }, "D_TXBIT_CLKP_TO_ND": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1905.12-1905.30" } }, "D_TXPLL_LOL_FROM_ND": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1747.11-1747.30" } }, "D_TXPLL_LOL_TO_ND": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1908.12-1908.29" } } } }, "DDRDLLA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1139.1-1156.10" }, "parameter_default_values": { "FORCE_MAX_DELAY": "NO", "GSR": "ENABLED" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "UDDCNTLN": { "direction": "input", "bits": [ 4 ] }, "FREEZE": { "direction": "input", "bits": [ 5 ] }, "DDRDEL": { "direction": "output", "bits": [ 6 ] }, "LOCK": { "direction": "output", "bits": [ 7 ] }, "DCNTL7": { "direction": "output", "bits": [ 8 ] }, "DCNTL6": { "direction": "output", "bits": [ 9 ] }, "DCNTL5": { "direction": "output", "bits": [ 10 ] }, "DCNTL4": { "direction": "output", "bits": [ 11 ] }, "DCNTL3": { "direction": "output", "bits": [ 12 ] }, "DCNTL2": { "direction": "output", "bits": [ 13 ] }, "DCNTL1": { "direction": "output", "bits": [ 14 ] }, "DCNTL0": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1142.11-1142.14" } }, "DCNTL0": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1155.12-1155.18" } }, "DCNTL1": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1154.12-1154.18" } }, "DCNTL2": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1153.12-1153.18" } }, "DCNTL3": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1152.12-1152.18" } }, "DCNTL4": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1151.12-1151.18" } }, "DCNTL5": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1150.12-1150.18" } }, "DCNTL6": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1149.12-1149.18" } }, "DCNTL7": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1148.12-1148.18" } }, "DDRDEL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1146.12-1146.18" } }, "FREEZE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1145.11-1145.17" } }, "LOCK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1147.12-1147.16" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1143.11-1143.14" } }, "UDDCNTLN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1144.11-1144.19" } } } }, "DELAYF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1065.1-1074.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "LOADN": { "direction": "input", "bits": [ 3 ] }, "MOVE": { "direction": "input", "bits": [ 4 ] }, "DIRECTION": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] }, "CFLAG": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1068.11-1068.12" } }, "CFLAG": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1073.12-1073.17" } }, "DIRECTION": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1071.11-1071.20" } }, "LOADN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1069.11-1069.16" } }, "MOVE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1070.11-1070.15" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1072.12-1072.13" } } } }, "DELAYG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1077.1-1082.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1080.11-1080.12" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1081.12-1081.13" } } } }, "DLLDELD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1159.1-1167.10" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "DDRDEL": { "direction": "input", "bits": [ 3 ] }, "LOADN": { "direction": "input", "bits": [ 4 ] }, "MOVE": { "direction": "input", "bits": [ 5 ] }, "DIRECTION": { "direction": "input", "bits": [ 6 ] }, "Z": { "direction": "output", "bits": [ 7 ] }, "CFLAG": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1160.11-1160.12" } }, "CFLAG": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1166.12-1166.17" } }, "DDRDEL": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1161.11-1161.17" } }, "DIRECTION": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1164.11-1164.20" } }, "LOADN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1162.11-1162.16" } }, "MOVE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1163.11-1163.15" } }, "Z": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1165.12-1165.13" } } } }, "DP16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:5.1-219.10" }, "parameter_default_values": { "ADA0MUX": "ADA0", "ADA10MUX": "ADA10", "ADA11MUX": "ADA11", "ADA12MUX": "ADA12", "ADA13MUX": "ADA13", "ADA1MUX": "ADA1", "ADA2MUX": "ADA2", "ADA3MUX": "ADA3", "ADA4MUX": "ADA4", "ADA5MUX": "ADA5", "ADA6MUX": "ADA6", "ADA7MUX": "ADA7", "ADA8MUX": "ADA8", "ADA9MUX": "ADA9", "ADB0MUX": "ADB0", "ADB10MUX": "ADB10", "ADB11MUX": "ADB11", "ADB12MUX": "ADB12", "ADB13MUX": "ADB13", "ADB1MUX": "ADB1", "ADB2MUX": "ADB2", "ADB3MUX": "ADB3", "ADB4MUX": "ADB4", "ADB5MUX": "ADB5", "ADB6MUX": "ADB6", "ADB7MUX": "ADB7", "ADB8MUX": "ADB8", "ADB9MUX": "ADB9", "ASYNC_RESET_RELEASE": "SYNC", "CEAMUX": "CEA", "CEBMUX": "CEB", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSA0MUX": "CSA0", "CSA1MUX": "CSA1", "CSA2MUX": "CSA2", "CSB0MUX": "CSB0", "CSB1MUX": "CSB1", "CSB2MUX": "CSB2", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000010010", "DATA_WIDTH_B": "00000000000000000000000000010010", "DIA0MUX": "DIA0", "DIA10MUX": "DIA10", "DIA11MUX": "DIA11", "DIA12MUX": "DIA12", "DIA13MUX": "DIA13", "DIA14MUX": "DIA14", "DIA15MUX": "DIA15", "DIA16MUX": "DIA16", "DIA17MUX": "DIA17", "DIA1MUX": "DIA1", "DIA2MUX": "DIA2", "DIA3MUX": "DIA3", "DIA4MUX": "DIA4", "DIA5MUX": "DIA5", "DIA6MUX": "DIA6", "DIA7MUX": "DIA7", "DIA8MUX": "DIA8", "DIA9MUX": "DIA9", "DIB0MUX": "DIB0", "DIB10MUX": "DIB10", "DIB11MUX": "DIB11", "DIB12MUX": "DIB12", "DIB13MUX": "DIB13", "DIB14MUX": "DIB14", "DIB15MUX": "DIB15", "DIB16MUX": "DIB16", "DIB17MUX": "DIB17", "DIB1MUX": "DIB1", "DIB2MUX": "DIB2", "DIB3MUX": "DIB3", "DIB4MUX": "DIB4", "DIB5MUX": "DIB5", "DIB6MUX": "DIB6", "DIB7MUX": "DIB7", "DIB8MUX": "DIB8", "DIB9MUX": "DIB9", "DOA0MUX": "DOA0", "DOA10MUX": "DOA10", "DOA11MUX": "DOA11", "DOA12MUX": "DOA12", "DOA13MUX": "DOA13", "DOA14MUX": "DOA14", "DOA15MUX": "DOA15", "DOA16MUX": "DOA16", "DOA17MUX": "DOA17", "DOA1MUX": "DOA1", "DOA2MUX": "DOA2", "DOA3MUX": "DOA3", "DOA4MUX": "DOA4", "DOA5MUX": "DOA5", "DOA6MUX": "DOA6", "DOA7MUX": "DOA7", "DOA8MUX": "DOA8", "DOA9MUX": "DOA9", "DOB0MUX": "DOB0", "DOB10MUX": "DOB10", "DOB11MUX": "DOB11", "DOB12MUX": "DOB12", "DOB13MUX": "DOB13", "DOB14MUX": "DOB14", "DOB15MUX": "DOB15", "DOB16MUX": "DOB16", "DOB17MUX": "DOB17", "DOB1MUX": "DOB1", "DOB2MUX": "DOB2", "DOB3MUX": "DOB3", "DOB4MUX": "DOB4", "DOB5MUX": "DOB5", "DOB6MUX": "DOB6", "DOB7MUX": "DOB7", "DOB8MUX": "DOB8", "DOB9MUX": "DOB9", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_DATA": "STATIC", "OCEAMUX": "OCEA", "OCEBMUX": "OCEB", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "SYNC", "RSTAMUX": "RSTA", "RSTBMUX": "RSTB", "WEAMUX": "WEA", "WEBMUX": "WEB", "WID": "00000000000000000000000000000000", "WRITEMODE_A": "NORMAL", "WRITEMODE_B": "NORMAL" }, "ports": { "DIA17": { "direction": "input", "bits": [ 2 ] }, "DIA16": { "direction": "input", "bits": [ 3 ] }, "DIA15": { "direction": "input", "bits": [ 4 ] }, "DIA14": { "direction": "input", "bits": [ 5 ] }, "DIA13": { "direction": "input", "bits": [ 6 ] }, "DIA12": { "direction": "input", "bits": [ 7 ] }, "DIA11": { "direction": "input", "bits": [ 8 ] }, "DIA10": { "direction": "input", "bits": [ 9 ] }, "DIA9": { "direction": "input", "bits": [ 10 ] }, "DIA8": { "direction": "input", "bits": [ 11 ] }, "DIA7": { "direction": "input", "bits": [ 12 ] }, "DIA6": { "direction": "input", "bits": [ 13 ] }, "DIA5": { "direction": "input", "bits": [ 14 ] }, "DIA4": { "direction": "input", "bits": [ 15 ] }, "DIA3": { "direction": "input", "bits": [ 16 ] }, "DIA2": { "direction": "input", "bits": [ 17 ] }, "DIA1": { "direction": "input", "bits": [ 18 ] }, "DIA0": { "direction": "input", "bits": [ 19 ] }, "ADA13": { "direction": "input", "bits": [ 20 ] }, "ADA12": { "direction": "input", "bits": [ 21 ] }, "ADA11": { "direction": "input", "bits": [ 22 ] }, "ADA10": { "direction": "input", "bits": [ 23 ] }, "ADA9": { "direction": "input", "bits": [ 24 ] }, "ADA8": { "direction": "input", "bits": [ 25 ] }, "ADA7": { "direction": "input", "bits": [ 26 ] }, "ADA6": { "direction": "input", "bits": [ 27 ] }, "ADA5": { "direction": "input", "bits": [ 28 ] }, "ADA4": { "direction": "input", "bits": [ 29 ] }, "ADA3": { "direction": "input", "bits": [ 30 ] }, "ADA2": { "direction": "input", "bits": [ 31 ] }, "ADA1": { "direction": "input", "bits": [ 32 ] }, "ADA0": { "direction": "input", "bits": [ 33 ] }, "CEA": { "direction": "input", "bits": [ 34 ] }, "OCEA": { "direction": "input", "bits": [ 35 ] }, "CLKA": { "direction": "input", "bits": [ 36 ] }, "WEA": { "direction": "input", "bits": [ 37 ] }, "RSTA": { "direction": "input", "bits": [ 38 ] }, "CSA2": { "direction": "input", "bits": [ 39 ] }, "CSA1": { "direction": "input", "bits": [ 40 ] }, "CSA0": { "direction": "input", "bits": [ 41 ] }, "DOA17": { "direction": "output", "bits": [ 42 ] }, "DOA16": { "direction": "output", "bits": [ 43 ] }, "DOA15": { "direction": "output", "bits": [ 44 ] }, "DOA14": { "direction": "output", "bits": [ 45 ] }, "DOA13": { "direction": "output", "bits": [ 46 ] }, "DOA12": { "direction": "output", "bits": [ 47 ] }, "DOA11": { "direction": "output", "bits": [ 48 ] }, "DOA10": { "direction": "output", "bits": [ 49 ] }, "DOA9": { "direction": "output", "bits": [ 50 ] }, "DOA8": { "direction": "output", "bits": [ 51 ] }, "DOA7": { "direction": "output", "bits": [ 52 ] }, "DOA6": { "direction": "output", "bits": [ 53 ] }, "DOA5": { "direction": "output", "bits": [ 54 ] }, "DOA4": { "direction": "output", "bits": [ 55 ] }, "DOA3": { "direction": "output", "bits": [ 56 ] }, "DOA2": { "direction": "output", "bits": [ 57 ] }, "DOA1": { "direction": "output", "bits": [ 58 ] }, "DOA0": { "direction": "output", "bits": [ 59 ] }, "DIB17": { "direction": "input", "bits": [ 60 ] }, "DIB16": { "direction": "input", "bits": [ 61 ] }, "DIB15": { "direction": "input", "bits": [ 62 ] }, "DIB14": { "direction": "input", "bits": [ 63 ] }, "DIB13": { "direction": "input", "bits": [ 64 ] }, "DIB12": { "direction": "input", "bits": [ 65 ] }, "DIB11": { "direction": "input", "bits": [ 66 ] }, "DIB10": { "direction": "input", "bits": [ 67 ] }, "DIB9": { "direction": "input", "bits": [ 68 ] }, "DIB8": { "direction": "input", "bits": [ 69 ] }, "DIB7": { "direction": "input", "bits": [ 70 ] }, "DIB6": { "direction": "input", "bits": [ 71 ] }, "DIB5": { "direction": "input", "bits": [ 72 ] }, "DIB4": { "direction": "input", "bits": [ 73 ] }, "DIB3": { "direction": "input", "bits": [ 74 ] }, "DIB2": { "direction": "input", "bits": [ 75 ] }, "DIB1": { "direction": "input", "bits": [ 76 ] }, "DIB0": { "direction": "input", "bits": [ 77 ] }, "ADB13": { "direction": "input", "bits": [ 78 ] }, "ADB12": { "direction": "input", "bits": [ 79 ] }, "ADB11": { "direction": "input", "bits": [ 80 ] }, "ADB10": { "direction": "input", "bits": [ 81 ] }, "ADB9": { "direction": "input", "bits": [ 82 ] }, "ADB8": { "direction": "input", "bits": [ 83 ] }, "ADB7": { "direction": "input", "bits": [ 84 ] }, "ADB6": { "direction": "input", "bits": [ 85 ] }, "ADB5": { "direction": "input", "bits": [ 86 ] }, "ADB4": { "direction": "input", "bits": [ 87 ] }, "ADB3": { "direction": "input", "bits": [ 88 ] }, "ADB2": { "direction": "input", "bits": [ 89 ] }, "ADB1": { "direction": "input", "bits": [ 90 ] }, "ADB0": { "direction": "input", "bits": [ 91 ] }, "CEB": { "direction": "input", "bits": [ 92 ] }, "OCEB": { "direction": "input", "bits": [ 93 ] }, "CLKB": { "direction": "input", "bits": [ 94 ] }, "WEB": { "direction": "input", "bits": [ 95 ] }, "RSTB": { "direction": "input", "bits": [ 96 ] }, "CSB2": { "direction": "input", "bits": [ 97 ] }, "CSB1": { "direction": "input", "bits": [ 98 ] }, "CSB0": { "direction": "input", "bits": [ 99 ] }, "DOB17": { "direction": "output", "bits": [ 100 ] }, "DOB16": { "direction": "output", "bits": [ 101 ] }, "DOB15": { "direction": "output", "bits": [ 102 ] }, "DOB14": { "direction": "output", "bits": [ 103 ] }, "DOB13": { "direction": "output", "bits": [ 104 ] }, "DOB12": { "direction": "output", "bits": [ 105 ] }, "DOB11": { "direction": "output", "bits": [ 106 ] }, "DOB10": { "direction": "output", "bits": [ 107 ] }, "DOB9": { "direction": "output", "bits": [ 108 ] }, "DOB8": { "direction": "output", "bits": [ 109 ] }, "DOB7": { "direction": "output", "bits": [ 110 ] }, "DOB6": { "direction": "output", "bits": [ 111 ] }, "DOB5": { "direction": "output", "bits": [ 112 ] }, "DOB4": { "direction": "output", "bits": [ 113 ] }, "DOB3": { "direction": "output", "bits": [ 114 ] }, "DOB2": { "direction": "output", "bits": [ 115 ] }, "DOB1": { "direction": "output", "bits": [ 116 ] }, "DOB0": { "direction": "output", "bits": [ 117 ] } }, "cells": { }, "netnames": { "ADA0": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.91-7.95" } }, "ADA1": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.85-7.89" } }, "ADA10": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.30-7.35" } }, "ADA11": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.23-7.28" } }, "ADA12": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.16-7.21" } }, "ADA13": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.9-7.14" } }, "ADA2": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.79-7.83" } }, "ADA3": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.73-7.77" } }, "ADA4": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.67-7.71" } }, "ADA5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.61-7.65" } }, "ADA6": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.55-7.59" } }, "ADA7": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.49-7.53" } }, "ADA8": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.43-7.47" } }, "ADA9": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.37-7.41" } }, "ADB0": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.91-13.95" } }, "ADB1": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.85-13.89" } }, "ADB10": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.30-13.35" } }, "ADB11": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.23-13.28" } }, "ADB12": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.16-13.21" } }, "ADB13": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.9-13.14" } }, "ADB2": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.79-13.83" } }, "ADB3": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.73-13.77" } }, "ADB4": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.67-13.71" } }, "ADB5": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.61-13.65" } }, "ADB6": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.55-13.59" } }, "ADB7": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.49-13.53" } }, "ADB8": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.43-13.47" } }, "ADB9": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.37-13.41" } }, "CEA": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.9-8.12" } }, "CEB": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.9-14.12" } }, "CLKA": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.20-8.24" } }, "CLKB": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.20-14.24" } }, "CSA0": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.21-9.25" } }, "CSA1": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.15-9.19" } }, "CSA2": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.9-9.13" } }, "CSB0": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.21-15.25" } }, "CSB1": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.15-15.19" } }, "CSB2": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.9-15.13" } }, "DIA0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.119-6.123" } }, "DIA1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.113-6.117" } }, "DIA10": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.58-6.63" } }, "DIA11": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.51-6.56" } }, "DIA12": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.44-6.49" } }, "DIA13": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.37-6.42" } }, "DIA14": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.30-6.35" } }, "DIA15": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.23-6.28" } }, "DIA16": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.16-6.21" } }, "DIA17": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.9-6.14" } }, "DIA2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.107-6.111" } }, "DIA3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.101-6.105" } }, "DIA4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.95-6.99" } }, "DIA5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.89-6.93" } }, "DIA6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.83-6.87" } }, "DIA7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.77-6.81" } }, "DIA8": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.71-6.75" } }, "DIA9": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.65-6.69" } }, "DIB0": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.119-12.123" } }, "DIB1": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.113-12.117" } }, "DIB10": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.58-12.63" } }, "DIB11": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.51-12.56" } }, "DIB12": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.44-12.49" } }, "DIB13": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.37-12.42" } }, "DIB14": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.30-12.35" } }, "DIB15": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.23-12.28" } }, "DIB16": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.16-12.21" } }, "DIB17": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.9-12.14" } }, "DIB2": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.107-12.111" } }, "DIB3": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.101-12.105" } }, "DIB4": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.95-12.99" } }, "DIB5": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.89-12.93" } }, "DIB6": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.83-12.87" } }, "DIB7": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.77-12.81" } }, "DIB8": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.71-12.75" } }, "DIB9": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.65-12.69" } }, "DOA0": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.120-10.124" } }, "DOA1": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.114-10.118" } }, "DOA10": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.59-10.64" } }, "DOA11": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.52-10.57" } }, "DOA12": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.45-10.50" } }, "DOA13": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.38-10.43" } }, "DOA14": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.31-10.36" } }, "DOA15": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.24-10.29" } }, "DOA16": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.17-10.22" } }, "DOA17": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.10-10.15" } }, "DOA2": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.108-10.112" } }, "DOA3": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.102-10.106" } }, "DOA4": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.96-10.100" } }, "DOA5": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.90-10.94" } }, "DOA6": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.84-10.88" } }, "DOA7": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.78-10.82" } }, "DOA8": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.72-10.76" } }, "DOA9": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.66-10.70" } }, "DOB0": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.120-16.124" } }, "DOB1": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.114-16.118" } }, "DOB10": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.59-16.64" } }, "DOB11": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.52-16.57" } }, "DOB12": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.45-16.50" } }, "DOB13": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.38-16.43" } }, "DOB14": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.31-16.36" } }, "DOB15": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.24-16.29" } }, "DOB16": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.17-16.22" } }, "DOB17": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.10-16.15" } }, "DOB2": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.108-16.112" } }, "DOB3": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.102-16.106" } }, "DOB4": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.96-16.100" } }, "DOB5": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.90-16.94" } }, "DOB6": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.84-16.88" } }, "DOB7": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.78-16.82" } }, "DOB8": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.72-16.76" } }, "DOB9": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.66-16.70" } }, "OCEA": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.14-8.18" } }, "OCEB": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.14-14.18" } }, "RSTA": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.31-8.35" } }, "RSTB": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.31-14.35" } }, "WEA": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.26-8.29" } }, "WEB": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.26-14.29" } } } }, "DPR16X4C": { "attributes": { "abc9_box_id": "00000000000000000000000000000110", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:174.1-233.10" }, "parameter_default_values": { "INITVAL": "0x0000000000000000 " }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WCK": { "direction": "input", "bits": [ 6 ] }, "WRE": { "direction": "input", "bits": [ 7 ] }, "RAD": { "direction": "input", "bits": [ 8, 9, 10, 11 ] }, "WAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:175.15-175.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:179.16-179.18" } }, "RAD": { "hide_name": 0, "bits": [ 8, 9, 10, 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:177.15-177.18" } }, "WAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:178.15-178.18" } }, "WCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:176.9-176.12" } }, "WRE": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:176.14-176.17" } } } }, "DQSBUFM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1091.1-1136.10" }, "parameter_default_values": { "DQS_LI_DEL_ADJ": "FACTORYONLY", "DQS_LI_DEL_VAL": "00000000000000000000000000000100", "DQS_LO_DEL_ADJ": "FACTORYONLY", "DQS_LO_DEL_VAL": "00000000000000000000000000000000", "GSR": "ENABLED" }, "ports": { "DQSI": { "direction": "input", "bits": [ 2 ] }, "READ1": { "direction": "input", "bits": [ 3 ] }, "READ0": { "direction": "input", "bits": [ 4 ] }, "READCLKSEL2": { "direction": "input", "bits": [ 5 ] }, "READCLKSEL1": { "direction": "input", "bits": [ 6 ] }, "READCLKSEL0": { "direction": "input", "bits": [ 7 ] }, "DDRDEL": { "direction": "input", "bits": [ 8 ] }, "ECLK": { "direction": "input", "bits": [ 9 ] }, "SCLK": { "direction": "input", "bits": [ 10 ] }, "RST": { "direction": "input", "bits": [ 11 ] }, "DYNDELAY7": { "direction": "input", "bits": [ 12 ] }, "DYNDELAY6": { "direction": "input", "bits": [ 13 ] }, "DYNDELAY5": { "direction": "input", "bits": [ 14 ] }, "DYNDELAY4": { "direction": "input", "bits": [ 15 ] }, "DYNDELAY3": { "direction": "input", "bits": [ 16 ] }, "DYNDELAY2": { "direction": "input", "bits": [ 17 ] }, "DYNDELAY1": { "direction": "input", "bits": [ 18 ] }, "DYNDELAY0": { "direction": "input", "bits": [ 19 ] }, "PAUSE": { "direction": "input", "bits": [ 20 ] }, "RDLOADN": { "direction": "input", "bits": [ 21 ] }, "RDMOVE": { "direction": "input", "bits": [ 22 ] }, "RDDIRECTION": { "direction": "input", "bits": [ 23 ] }, "WRLOADN": { "direction": "input", "bits": [ 24 ] }, "WRMOVE": { "direction": "input", "bits": [ 25 ] }, "WRDIRECTION": { "direction": "input", "bits": [ 26 ] }, "DQSR90": { "direction": "output", "bits": [ 27 ] }, "DQSW": { "direction": "output", "bits": [ 28 ] }, "DQSW270": { "direction": "output", "bits": [ 29 ] }, "RDPNTR2": { "direction": "output", "bits": [ 30 ] }, "RDPNTR1": { "direction": "output", "bits": [ 31 ] }, "RDPNTR0": { "direction": "output", "bits": [ 32 ] }, "WRPNTR2": { "direction": "output", "bits": [ 33 ] }, "WRPNTR1": { "direction": "output", "bits": [ 34 ] }, "WRPNTR0": { "direction": "output", "bits": [ 35 ] }, "DATAVALID": { "direction": "output", "bits": [ 36 ] }, "BURSTDET": { "direction": "output", "bits": [ 37 ] }, "RDCFLAG": { "direction": "output", "bits": [ 38 ] }, "WRCFLAG": { "direction": "output", "bits": [ 39 ] } }, "cells": { }, "netnames": { "BURSTDET": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1133.12-1133.20" } }, "DATAVALID": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1132.12-1132.21" } }, "DDRDEL": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1104.11-1104.17" } }, "DQSI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1098.11-1098.15" } }, "DQSR90": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1123.12-1123.18" } }, "DQSW": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1124.12-1124.16" } }, "DQSW270": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1125.12-1125.19" } }, "DYNDELAY0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1115.11-1115.20" } }, "DYNDELAY1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1114.11-1114.20" } }, "DYNDELAY2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1113.11-1113.20" } }, "DYNDELAY3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1112.11-1112.20" } }, "DYNDELAY4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1111.11-1111.20" } }, "DYNDELAY5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1110.11-1110.20" } }, "DYNDELAY6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1109.11-1109.20" } }, "DYNDELAY7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1108.11-1108.20" } }, "ECLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1105.11-1105.15" } }, "PAUSE": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1116.11-1116.16" } }, "RDCFLAG": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1134.12-1134.19" } }, "RDDIRECTION": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1119.11-1119.22" } }, "RDLOADN": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1117.11-1117.18" } }, "RDMOVE": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1118.11-1118.17" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1128.12-1128.19" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1127.12-1127.19" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1126.12-1126.19" } }, "READ0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1100.11-1100.16" } }, "READ1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1099.11-1099.16" } }, "READCLKSEL0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1103.11-1103.22" } }, "READCLKSEL1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1102.11-1102.22" } }, "READCLKSEL2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1101.11-1101.22" } }, "RST": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1107.11-1107.14" } }, "SCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1106.11-1106.15" } }, "WRCFLAG": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1135.12-1135.19" } }, "WRDIRECTION": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1122.11-1122.22" } }, "WRLOADN": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1120.11-1120.18" } }, "WRMOVE": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1121.11-1121.17" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1131.12-1131.19" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1130.12-1130.19" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1129.12-1129.19" } } } }, "DTR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1399.1-1410.10" }, "parameter_default_values": { "DTR_TEMP": "00000000000000000000000000011001" }, "ports": { "STARTPULSE": { "direction": "input", "bits": [ 2 ] }, "DTROUT7": { "direction": "output", "bits": [ 3 ] }, "DTROUT6": { "direction": "output", "bits": [ 4 ] }, "DTROUT5": { "direction": "output", "bits": [ 5 ] }, "DTROUT4": { "direction": "output", "bits": [ 6 ] }, "DTROUT3": { "direction": "output", "bits": [ 7 ] }, "DTROUT2": { "direction": "output", "bits": [ 8 ] }, "DTROUT1": { "direction": "output", "bits": [ 9 ] }, "DTROUT0": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "DTROUT0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1409.12-1409.19" } }, "DTROUT1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1408.12-1408.19" } }, "DTROUT2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1407.12-1407.19" } }, "DTROUT3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1406.12-1406.19" } }, "DTROUT4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1405.12-1405.19" } }, "DTROUT5": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1404.12-1404.19" } }, "DTROUT6": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1403.12-1403.19" } }, "DTROUT7": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1402.12-1402.19" } }, "STARTPULSE": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1401.11-1401.21" } } } }, "ECLKBRIDGECS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1057.1-1062.10" }, "ports": { "CLK0": { "direction": "input", "bits": [ 2 ] }, "CLK1": { "direction": "input", "bits": [ 3 ] }, "SEL": { "direction": "input", "bits": [ 4 ] }, "ECSOUT": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1058.11-1058.15" } }, "CLK1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1059.11-1059.15" } }, "ECSOUT": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1061.12-1061.18" } }, "SEL": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1060.11-1060.14" } } } }, "ECLKSYNCB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1050.1-1054.10" }, "ports": { "ECLKI": { "direction": "input", "bits": [ 2 ] }, "STOP": { "direction": "input", "bits": [ 3 ] }, "ECLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "ECLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1051.11-1051.16" } }, "ECLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1053.12-1053.17" } }, "STOP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1052.11-1052.15" } } } }, "EHXPLLL": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1336.1-1396.10" }, "parameter_default_values": { "CLKFB_DIV": "00000000000000000000000000000001", "CLKI_DIV": "00000000000000000000000000000001", "CLKOP_CPHASE": "00000000000000000000000000000000", "CLKOP_DIV": "00000000000000000000000000001000", "CLKOP_ENABLE": "ENABLED", "CLKOP_FPHASE": "00000000000000000000000000000000", "CLKOP_TRIM_DELAY": "00000000000000000000000000000000", "CLKOP_TRIM_POL": "RISING", "CLKOS2_CPHASE": "00000000000000000000000000000000", "CLKOS2_DIV": "00000000000000000000000000001000", "CLKOS2_ENABLE": "DISABLED", "CLKOS2_FPHASE": "00000000000000000000000000000000", "CLKOS3_CPHASE": "00000000000000000000000000000000", "CLKOS3_DIV": "00000000000000000000000000001000", "CLKOS3_ENABLE": "DISABLED", "CLKOS3_FPHASE": "00000000000000000000000000000000", "CLKOS_CPHASE": "00000000000000000000000000000000", "CLKOS_DIV": "00000000000000000000000000001000", "CLKOS_ENABLE": "DISABLED", "CLKOS_FPHASE": "00000000000000000000000000000000", "CLKOS_TRIM_DELAY": "00000000000000000000000000000000", "CLKOS_TRIM_POL": "RISING", "DPHASE_SOURCE": "DISABLED", "FEEDBK_PATH": "CLKOP", "INTFB_WAKE": "DISABLED", "INT_LOCK_STICKY": "ENABLED", "OUTDIVIDER_MUXA": "DIVA", "OUTDIVIDER_MUXB": "DIVB", "OUTDIVIDER_MUXC": "DIVC", "OUTDIVIDER_MUXD": "DIVD", "PLLRST_ENA": "DISABLED", "PLL_LOCK_DELAY": "00000000000000000000000011001000", "PLL_LOCK_MODE": "00000000000000000000000000000000", "REFIN_RESET": "DISABLED", "STDBY_ENABLE": "DISABLED", "SYNC_ENABLE": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CLKFB": { "direction": "input", "bits": [ 3 ] }, "PHASESEL1": { "direction": "input", "bits": [ 4 ] }, "PHASESEL0": { "direction": "input", "bits": [ 5 ] }, "PHASEDIR": { "direction": "input", "bits": [ 6 ] }, "PHASESTEP": { "direction": "input", "bits": [ 7 ] }, "PHASELOADREG": { "direction": "input", "bits": [ 8 ] }, "STDBY": { "direction": "input", "bits": [ 9 ] }, "PLLWAKESYNC": { "direction": "input", "bits": [ 10 ] }, "RST": { "direction": "input", "bits": [ 11 ] }, "ENCLKOP": { "direction": "input", "bits": [ 12 ] }, "ENCLKOS": { "direction": "input", "bits": [ 13 ] }, "ENCLKOS2": { "direction": "input", "bits": [ 14 ] }, "ENCLKOS3": { "direction": "input", "bits": [ 15 ] }, "CLKOP": { "direction": "output", "bits": [ 16 ] }, "CLKOS": { "direction": "output", "bits": [ 17 ] }, "CLKOS2": { "direction": "output", "bits": [ 18 ] }, "CLKOS3": { "direction": "output", "bits": [ 19 ] }, "LOCK": { "direction": "output", "bits": [ 20 ] }, "INTLOCK": { "direction": "output", "bits": [ 21 ] }, "REFCLK": { "direction": "output", "bits": [ 22 ] }, "CLKINTFB": { "direction": "output", "bits": [ 23 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1375.11-1375.16" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1374.11-1374.15" } }, "CLKINTFB": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1395.12-1395.20" } }, "CLKOP": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1388.12-1388.17" } }, "CLKOS": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1389.12-1389.17" } }, "CLKOS2": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1390.12-1390.18" } }, "CLKOS3": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1391.12-1391.18" } }, "ENCLKOP": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1384.11-1384.18" } }, "ENCLKOS": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1385.11-1385.18" } }, "ENCLKOS2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1386.11-1386.19" } }, "ENCLKOS3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1387.11-1387.19" } }, "INTLOCK": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1393.12-1393.19" } }, "LOCK": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1392.12-1392.16" } }, "PHASEDIR": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1378.11-1378.19" } }, "PHASELOADREG": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1380.11-1380.23" } }, "PHASESEL0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1377.11-1377.20" } }, "PHASESEL1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1376.11-1376.20" } }, "PHASESTEP": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1379.11-1379.20" } }, "PLLWAKESYNC": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1382.11-1382.22" } }, "REFCLK": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1394.12-1394.18" } }, "RST": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1383.11-1383.14" } }, "STDBY": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1381.11-1381.16" } } } }, "EXTREFB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1419.1-1428.10" }, "parameter_default_values": { "REFCK_DCBIAS_EN": "DONTCARE", "REFCK_PWDNB": "DONTCARE", "REFCK_RTERM": "DONTCARE" }, "ports": { "REFCLKP": { "direction": "input", "bits": [ 2 ] }, "REFCLKN": { "direction": "input", "bits": [ 3 ] }, "REFCLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "REFCLKN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1426.11-1426.18" } }, "REFCLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1427.12-1427.19" } }, "REFCLKP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1424.11-1424.18" } } } }, "FD1P3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.1-2.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.33-2.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.26-2.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.44-2.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.29-2.31" } } } }, "FD1P3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.1-3.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.33-3.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.26-3.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.44-3.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.29-3.31" } } } }, "FD1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.1-4.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.33-4.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.26-4.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.22-4.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.44-4.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.29-4.31" } } } }, "FD1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.1-5.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.22-5.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.33-5.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.26-5.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.44-5.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.29-5.31" } } } }, "FD1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.1-6.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.22-6.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.33-6.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.26-6.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.44-6.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.29-6.31" } } } }, "FD1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.1-7.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.33-7.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.26-7.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.22-7.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.44-7.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.29-7.31" } } } }, "FD1S3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.1-8.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.33-8.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.26-8.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.44-8.45" } } } }, "FD1S3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.1-9.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.33-9.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.26-9.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.44-9.45" } } } }, "FD1S3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.1-10.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.33-10.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.26-10.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.22-10.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.44-10.45" } } } }, "FD1S3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.1-11.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.22-11.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.33-11.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.26-11.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.44-11.45" } } } }, "FD1S3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.1-12.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.22-12.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.33-12.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.26-12.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.44-12.45" } } } }, "FD1S3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.1-13.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.33-13.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.26-13.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.22-13.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.44-13.45" } } } }, "GSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:4.1-6.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:5.11-5.14" } } } }, "IB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.1-2.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.45-2.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.59-2.60" } } } }, "IBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.1-4.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.45-4.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.59-4.60" } } } }, "IBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.1-3.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.45-3.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.59-3.60" } } } }, "IDDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1208.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "ALIGNWD": { "direction": "input", "bits": [ 6 ] }, "Q6": { "direction": "output", "bits": [ 7 ] }, "Q5": { "direction": "output", "bits": [ 8 ] }, "Q4": { "direction": "output", "bits": [ 9 ] }, "Q3": { "direction": "output", "bits": [ 10 ] }, "Q2": { "direction": "output", "bits": [ 11 ] }, "Q1": { "direction": "output", "bits": [ 12 ] }, "Q0": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1200.11-1200.18" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1196.11-1196.12" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1198.11-1198.15" } }, "Q0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1207.12-1207.14" } }, "Q1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1206.12-1206.14" } }, "Q2": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1205.12-1205.14" } }, "Q3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1204.12-1204.14" } }, "Q4": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1203.12-1203.14" } }, "Q5": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1202.12-1202.14" } }, "Q6": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1201.12-1201.14" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1199.11-1199.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1197.11-1197.15" } } } }, "IDDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1170.1-1177.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "Q0": { "direction": "output", "bits": [ 5 ] }, "Q1": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1172.11-1172.12" } }, "Q0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1175.12-1175.14" } }, "Q1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1176.12-1176.14" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1174.11-1174.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1173.11-1173.15" } } } }, "IDDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1211.1-1229.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "DQSR90": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "RDPNTR2": { "direction": "input", "bits": [ 7 ] }, "RDPNTR1": { "direction": "input", "bits": [ 8 ] }, "RDPNTR0": { "direction": "input", "bits": [ 9 ] }, "WRPNTR2": { "direction": "input", "bits": [ 10 ] }, "WRPNTR1": { "direction": "input", "bits": [ 11 ] }, "WRPNTR0": { "direction": "input", "bits": [ 12 ] }, "Q3": { "direction": "output", "bits": [ 13 ] }, "Q2": { "direction": "output", "bits": [ 14 ] }, "Q1": { "direction": "output", "bits": [ 15 ] }, "Q0": { "direction": "output", "bits": [ 16 ] }, "QWL": { "direction": "output", "bits": [ 17 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1216.11-1216.12" } }, "DQSR90": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1215.11-1215.17" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1214.11-1214.15" } }, "Q0": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1227.12-1227.14" } }, "Q1": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1226.12-1226.14" } }, "Q2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1225.12-1225.14" } }, "Q3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1224.12-1224.14" } }, "QWL": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1228.12-1228.15" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1220.11-1220.18" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1219.11-1219.18" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1218.11-1218.18" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1217.11-1217.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1213.11-1213.15" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1223.11-1223.18" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1222.11-1222.18" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1221.11-1221.18" } } } }, "IDDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1180.1-1191.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "ALIGNWD": { "direction": "input", "bits": [ 6 ] }, "Q3": { "direction": "output", "bits": [ 7 ] }, "Q2": { "direction": "output", "bits": [ 8 ] }, "Q1": { "direction": "output", "bits": [ 9 ] }, "Q0": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1186.11-1186.18" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1182.11-1182.12" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1184.11-1184.15" } }, "Q0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1190.12-1190.14" } }, "Q1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1189.12-1189.14" } }, "Q2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1188.12-1188.14" } }, "Q3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1187.12-1187.14" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1185.11-1185.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1183.11-1183.15" } } } }, "IFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.1-26.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.27-26.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.23-26.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.47-26.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.34-26.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.30-26.32" } } } }, "IFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.1-27.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.23-27.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.27-27.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.47-27.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.34-27.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.30-27.32" } } } }, "IFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.1-28.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.23-28.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.27-28.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.47-28.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.34-28.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.30-28.32" } } } }, "IFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.1-29.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.27-29.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.23-29.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.47-29.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.34-29.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.30-29.32" } } } }, "ILVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.1-13.139" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "AN": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.20-13.21" } }, "AN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.23-13.25" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.59-13.60" } } } }, "INV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.1-350.10" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.18-348.19" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.28-348.29" } } } }, "JTAGG": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1431.1-1453.10" }, "parameter_default_values": { "ER1": "ENABLED", "ER2": "ENABLED" }, "ports": { "TCK": { "direction": "input", "bits": [ 2 ] }, "TMS": { "direction": "input", "bits": [ 3 ] }, "TDI": { "direction": "input", "bits": [ 4 ] }, "JTDO2": { "direction": "input", "bits": [ 5 ] }, "JTDO1": { "direction": "input", "bits": [ 6 ] }, "TDO": { "direction": "output", "bits": [ 7 ] }, "JTDI": { "direction": "output", "bits": [ 8 ] }, "JTCK": { "direction": "output", "bits": [ 9 ] }, "JRTI2": { "direction": "output", "bits": [ 10 ] }, "JRTI1": { "direction": "output", "bits": [ 11 ] }, "JSHIFT": { "direction": "output", "bits": [ 12 ] }, "JUPDATE": { "direction": "output", "bits": [ 13 ] }, "JRSTN": { "direction": "output", "bits": [ 14 ] }, "JCE2": { "direction": "output", "bits": [ 15 ] }, "JCE1": { "direction": "output", "bits": [ 16 ] } }, "cells": { }, "netnames": { "JCE1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1452.12-1452.16" } }, "JCE2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1451.12-1451.16" } }, "JRSTN": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1450.12-1450.17" } }, "JRTI1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1447.12-1447.17" } }, "JRTI2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1446.12-1446.17" } }, "JSHIFT": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1448.12-1448.18" } }, "JTCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1445.12-1445.16" } }, "JTDI": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1444.12-1444.16" } }, "JTDO1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1441.11-1441.16" } }, "JTDO2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1440.11-1440.16" } }, "JUPDATE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1449.12-1449.19" } }, "TCK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1435.11-1435.14" } }, "TDI": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1439.11-1439.14" } }, "TDO": { "hide_name": 0, "bits": [ 7 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1443.12-1443.15" } }, "TMS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1437.11-1437.14" } } } }, "L6MUX21": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000001001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.1-72.10" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "SD": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.23-65.25" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.27-65.29" } }, "SD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.31-65.33" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.42-65.43" } } } }, "LUT2": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.1-242.10" }, "parameter_default_values": { "INIT": "0000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.19-238.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.22-238.23" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.32-238.33" } } } }, "LUT4": { "attributes": { "abc9_lut": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.1-16.10" }, "parameter_default_values": { "INIT": "0000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.19-4.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.22-4.23" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.25-4.26" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.28-4.29" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.38-4.39" } } } }, "MULT18X18D": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:216.1-486.10" }, "parameter_default_values": { "CAS_MATCH_REG": "FALSE", "CLK0_DIV": "ENABLED", "CLK1_DIV": "ENABLED", "CLK2_DIV": "ENABLED", "CLK3_DIV": "ENABLED", "GSR": "ENABLED", "HIGHSPEED_CLK": "NONE", "MULT_BYPASS": "DISABLED", "REG_INPUTA_CE": "CE0", "REG_INPUTA_CLK": "NONE", "REG_INPUTA_RST": "RST0", "REG_INPUTB_CE": "CE0", "REG_INPUTB_CLK": "NONE", "REG_INPUTB_RST": "RST0", "REG_INPUTC_CE": "CE0", "REG_INPUTC_CLK": "NONE", "REG_INPUTC_RST": "RST0", "REG_OUTPUT_CE": "CE0", "REG_OUTPUT_CLK": "NONE", "REG_OUTPUT_RST": "RST0", "REG_PIPELINE_CE": "CE0", "REG_PIPELINE_CLK": "NONE", "REG_PIPELINE_RST": "RST0", "RESETMODE": "SYNC", "SOURCEB_MODE": "B_SHIFT" }, "ports": { "A17": { "direction": "input", "bits": [ 2 ] }, "A16": { "direction": "input", "bits": [ 3 ] }, "A15": { "direction": "input", "bits": [ 4 ] }, "A14": { "direction": "input", "bits": [ 5 ] }, "A13": { "direction": "input", "bits": [ 6 ] }, "A12": { "direction": "input", "bits": [ 7 ] }, "A11": { "direction": "input", "bits": [ 8 ] }, "A10": { "direction": "input", "bits": [ 9 ] }, "A9": { "direction": "input", "bits": [ 10 ] }, "A8": { "direction": "input", "bits": [ 11 ] }, "A7": { "direction": "input", "bits": [ 12 ] }, "A6": { "direction": "input", "bits": [ 13 ] }, "A5": { "direction": "input", "bits": [ 14 ] }, "A4": { "direction": "input", "bits": [ 15 ] }, "A3": { "direction": "input", "bits": [ 16 ] }, "A2": { "direction": "input", "bits": [ 17 ] }, "A1": { "direction": "input", "bits": [ 18 ] }, "A0": { "direction": "input", "bits": [ 19 ] }, "B17": { "direction": "input", "bits": [ 20 ] }, "B16": { "direction": "input", "bits": [ 21 ] }, "B15": { "direction": "input", "bits": [ 22 ] }, "B14": { "direction": "input", "bits": [ 23 ] }, "B13": { "direction": "input", "bits": [ 24 ] }, "B12": { "direction": "input", "bits": [ 25 ] }, "B11": { "direction": "input", "bits": [ 26 ] }, "B10": { "direction": "input", "bits": [ 27 ] }, "B9": { "direction": "input", "bits": [ 28 ] }, "B8": { "direction": "input", "bits": [ 29 ] }, "B7": { "direction": "input", "bits": [ 30 ] }, "B6": { "direction": "input", "bits": [ 31 ] }, "B5": { "direction": "input", "bits": [ 32 ] }, "B4": { "direction": "input", "bits": [ 33 ] }, "B3": { "direction": "input", "bits": [ 34 ] }, "B2": { "direction": "input", "bits": [ 35 ] }, "B1": { "direction": "input", "bits": [ 36 ] }, "B0": { "direction": "input", "bits": [ 37 ] }, "C17": { "direction": "input", "bits": [ 38 ] }, "C16": { "direction": "input", "bits": [ 39 ] }, "C15": { "direction": "input", "bits": [ 40 ] }, "C14": { "direction": "input", "bits": [ 41 ] }, "C13": { "direction": "input", "bits": [ 42 ] }, "C12": { "direction": "input", "bits": [ 43 ] }, "C11": { "direction": "input", "bits": [ 44 ] }, "C10": { "direction": "input", "bits": [ 45 ] }, "C9": { "direction": "input", "bits": [ 46 ] }, "C8": { "direction": "input", "bits": [ 47 ] }, "C7": { "direction": "input", "bits": [ 48 ] }, "C6": { "direction": "input", "bits": [ 49 ] }, "C5": { "direction": "input", "bits": [ 50 ] }, "C4": { "direction": "input", "bits": [ 51 ] }, "C3": { "direction": "input", "bits": [ 52 ] }, "C2": { "direction": "input", "bits": [ 53 ] }, "C1": { "direction": "input", "bits": [ 54 ] }, "C0": { "direction": "input", "bits": [ 55 ] }, "SIGNEDA": { "direction": "input", "bits": [ 56 ] }, "SIGNEDB": { "direction": "input", "bits": [ 57 ] }, "SOURCEA": { "direction": "input", "bits": [ 58 ] }, "SOURCEB": { "direction": "input", "bits": [ 59 ] }, "CLK3": { "direction": "input", "bits": [ 60 ] }, "CLK2": { "direction": "input", "bits": [ 61 ] }, "CLK1": { "direction": "input", "bits": [ 62 ] }, "CLK0": { "direction": "input", "bits": [ 63 ] }, "CE3": { "direction": "input", "bits": [ 64 ] }, "CE2": { "direction": "input", "bits": [ 65 ] }, "CE1": { "direction": "input", "bits": [ 66 ] }, "CE0": { "direction": "input", "bits": [ 67 ] }, "RST3": { "direction": "input", "bits": [ 68 ] }, "RST2": { "direction": "input", "bits": [ 69 ] }, "RST1": { "direction": "input", "bits": [ 70 ] }, "RST0": { "direction": "input", "bits": [ 71 ] }, "SRIA17": { "direction": "input", "bits": [ 72 ] }, "SRIA16": { "direction": "input", "bits": [ 73 ] }, "SRIA15": { "direction": "input", "bits": [ 74 ] }, "SRIA14": { "direction": "input", "bits": [ 75 ] }, "SRIA13": { "direction": "input", "bits": [ 76 ] }, "SRIA12": { "direction": "input", "bits": [ 77 ] }, "SRIA11": { "direction": "input", "bits": [ 78 ] }, "SRIA10": { "direction": "input", "bits": [ 79 ] }, "SRIA9": { "direction": "input", "bits": [ 80 ] }, "SRIA8": { "direction": "input", "bits": [ 81 ] }, "SRIA7": { "direction": "input", "bits": [ 82 ] }, "SRIA6": { "direction": "input", "bits": [ 83 ] }, "SRIA5": { "direction": "input", "bits": [ 84 ] }, "SRIA4": { "direction": "input", "bits": [ 85 ] }, "SRIA3": { "direction": "input", "bits": [ 86 ] }, "SRIA2": { "direction": "input", "bits": [ 87 ] }, "SRIA1": { "direction": "input", "bits": [ 88 ] }, "SRIA0": { "direction": "input", "bits": [ 89 ] }, "SRIB17": { "direction": "input", "bits": [ 90 ] }, "SRIB16": { "direction": "input", "bits": [ 91 ] }, "SRIB15": { "direction": "input", "bits": [ 92 ] }, "SRIB14": { "direction": "input", "bits": [ 93 ] }, "SRIB13": { "direction": "input", "bits": [ 94 ] }, "SRIB12": { "direction": "input", "bits": [ 95 ] }, "SRIB11": { "direction": "input", "bits": [ 96 ] }, "SRIB10": { "direction": "input", "bits": [ 97 ] }, "SRIB9": { "direction": "input", "bits": [ 98 ] }, "SRIB8": { "direction": "input", "bits": [ 99 ] }, "SRIB7": { "direction": "input", "bits": [ 100 ] }, "SRIB6": { "direction": "input", "bits": [ 101 ] }, "SRIB5": { "direction": "input", "bits": [ 102 ] }, "SRIB4": { "direction": "input", "bits": [ 103 ] }, "SRIB3": { "direction": "input", "bits": [ 104 ] }, "SRIB2": { "direction": "input", "bits": [ 105 ] }, "SRIB1": { "direction": "input", "bits": [ 106 ] }, "SRIB0": { "direction": "input", "bits": [ 107 ] }, "SROA17": { "direction": "output", "bits": [ 108 ] }, "SROA16": { "direction": "output", "bits": [ 109 ] }, "SROA15": { "direction": "output", "bits": [ 110 ] }, "SROA14": { "direction": "output", "bits": [ 111 ] }, "SROA13": { "direction": "output", "bits": [ 112 ] }, "SROA12": { "direction": "output", "bits": [ 113 ] }, "SROA11": { "direction": "output", "bits": [ 114 ] }, "SROA10": { "direction": "output", "bits": [ 115 ] }, "SROA9": { "direction": "output", "bits": [ 116 ] }, "SROA8": { "direction": "output", "bits": [ 117 ] }, "SROA7": { "direction": "output", "bits": [ 118 ] }, "SROA6": { "direction": "output", "bits": [ 119 ] }, "SROA5": { "direction": "output", "bits": [ 120 ] }, "SROA4": { "direction": "output", "bits": [ 121 ] }, "SROA3": { "direction": "output", "bits": [ 122 ] }, "SROA2": { "direction": "output", "bits": [ 123 ] }, "SROA1": { "direction": "output", "bits": [ 124 ] }, "SROA0": { "direction": "output", "bits": [ 125 ] }, "SROB17": { "direction": "output", "bits": [ 126 ] }, "SROB16": { "direction": "output", "bits": [ 127 ] }, "SROB15": { "direction": "output", "bits": [ 128 ] }, "SROB14": { "direction": "output", "bits": [ 129 ] }, "SROB13": { "direction": "output", "bits": [ 130 ] }, "SROB12": { "direction": "output", "bits": [ 131 ] }, "SROB11": { "direction": "output", "bits": [ 132 ] }, "SROB10": { "direction": "output", "bits": [ 133 ] }, "SROB9": { "direction": "output", "bits": [ 134 ] }, "SROB8": { "direction": "output", "bits": [ 135 ] }, "SROB7": { "direction": "output", "bits": [ 136 ] }, "SROB6": { "direction": "output", "bits": [ 137 ] }, "SROB5": { "direction": "output", "bits": [ 138 ] }, "SROB4": { "direction": "output", "bits": [ 139 ] }, "SROB3": { "direction": "output", "bits": [ 140 ] }, "SROB2": { "direction": "output", "bits": [ 141 ] }, "SROB1": { "direction": "output", "bits": [ 142 ] }, "SROB0": { "direction": "output", "bits": [ 143 ] }, "ROA17": { "direction": "output", "bits": [ 144 ] }, "ROA16": { "direction": "output", "bits": [ 145 ] }, "ROA15": { "direction": "output", "bits": [ 146 ] }, "ROA14": { "direction": "output", "bits": [ 147 ] }, "ROA13": { "direction": "output", "bits": [ 148 ] }, "ROA12": { "direction": "output", "bits": [ 149 ] }, "ROA11": { "direction": "output", "bits": [ 150 ] }, "ROA10": { "direction": "output", "bits": [ 151 ] }, "ROA9": { "direction": "output", "bits": [ 152 ] }, "ROA8": { "direction": "output", "bits": [ 153 ] }, "ROA7": { "direction": "output", "bits": [ 154 ] }, "ROA6": { "direction": "output", "bits": [ 155 ] }, "ROA5": { "direction": "output", "bits": [ 156 ] }, "ROA4": { "direction": "output", "bits": [ 157 ] }, "ROA3": { "direction": "output", "bits": [ 158 ] }, "ROA2": { "direction": "output", "bits": [ 159 ] }, "ROA1": { "direction": "output", "bits": [ 160 ] }, "ROA0": { "direction": "output", "bits": [ 161 ] }, "ROB17": { "direction": "output", "bits": [ 162 ] }, "ROB16": { "direction": "output", "bits": [ 163 ] }, "ROB15": { "direction": "output", "bits": [ 164 ] }, "ROB14": { "direction": "output", "bits": [ 165 ] }, "ROB13": { "direction": "output", "bits": [ 166 ] }, "ROB12": { "direction": "output", "bits": [ 167 ] }, "ROB11": { "direction": "output", "bits": [ 168 ] }, "ROB10": { "direction": "output", "bits": [ 169 ] }, "ROB9": { "direction": "output", "bits": [ 170 ] }, "ROB8": { "direction": "output", "bits": [ 171 ] }, "ROB7": { "direction": "output", "bits": [ 172 ] }, "ROB6": { "direction": "output", "bits": [ 173 ] }, "ROB5": { "direction": "output", "bits": [ 174 ] }, "ROB4": { "direction": "output", "bits": [ 175 ] }, "ROB3": { "direction": "output", "bits": [ 176 ] }, "ROB2": { "direction": "output", "bits": [ 177 ] }, "ROB1": { "direction": "output", "bits": [ 178 ] }, "ROB0": { "direction": "output", "bits": [ 179 ] }, "ROC17": { "direction": "output", "bits": [ 180 ] }, "ROC16": { "direction": "output", "bits": [ 181 ] }, "ROC15": { "direction": "output", "bits": [ 182 ] }, "ROC14": { "direction": "output", "bits": [ 183 ] }, "ROC13": { "direction": "output", "bits": [ 184 ] }, "ROC12": { "direction": "output", "bits": [ 185 ] }, "ROC11": { "direction": "output", "bits": [ 186 ] }, "ROC10": { "direction": "output", "bits": [ 187 ] }, "ROC9": { "direction": "output", "bits": [ 188 ] }, "ROC8": { "direction": "output", "bits": [ 189 ] }, "ROC7": { "direction": "output", "bits": [ 190 ] }, "ROC6": { "direction": "output", "bits": [ 191 ] }, "ROC5": { "direction": "output", "bits": [ 192 ] }, "ROC4": { "direction": "output", "bits": [ 193 ] }, "ROC3": { "direction": "output", "bits": [ 194 ] }, "ROC2": { "direction": "output", "bits": [ 195 ] }, "ROC1": { "direction": "output", "bits": [ 196 ] }, "ROC0": { "direction": "output", "bits": [ 197 ] }, "P35": { "direction": "output", "bits": [ 198 ] }, "P34": { "direction": "output", "bits": [ 199 ] }, "P33": { "direction": "output", "bits": [ 200 ] }, "P32": { "direction": "output", "bits": [ 201 ] }, "P31": { "direction": "output", "bits": [ 202 ] }, "P30": { "direction": "output", "bits": [ 203 ] }, "P29": { "direction": "output", "bits": [ 204 ] }, "P28": { "direction": "output", "bits": [ 205 ] }, "P27": { "direction": "output", "bits": [ 206 ] }, "P26": { "direction": "output", "bits": [ 207 ] }, "P25": { "direction": "output", "bits": [ 208 ] }, "P24": { "direction": "output", "bits": [ 209 ] }, "P23": { "direction": "output", "bits": [ 210 ] }, "P22": { "direction": "output", "bits": [ 211 ] }, "P21": { "direction": "output", "bits": [ 212 ] }, "P20": { "direction": "output", "bits": [ 213 ] }, "P19": { "direction": "output", "bits": [ 214 ] }, "P18": { "direction": "output", "bits": [ 215 ] }, "P17": { "direction": "output", "bits": [ 216 ] }, "P16": { "direction": "output", "bits": [ 217 ] }, "P15": { "direction": "output", "bits": [ 218 ] }, "P14": { "direction": "output", "bits": [ 219 ] }, "P13": { "direction": "output", "bits": [ 220 ] }, "P12": { "direction": "output", "bits": [ 221 ] }, "P11": { "direction": "output", "bits": [ 222 ] }, "P10": { "direction": "output", "bits": [ 223 ] }, "P9": { "direction": "output", "bits": [ 224 ] }, "P8": { "direction": "output", "bits": [ 225 ] }, "P7": { "direction": "output", "bits": [ 226 ] }, "P6": { "direction": "output", "bits": [ 227 ] }, "P5": { "direction": "output", "bits": [ 228 ] }, "P4": { "direction": "output", "bits": [ 229 ] }, "P3": { "direction": "output", "bits": [ 230 ] }, "P2": { "direction": "output", "bits": [ 231 ] }, "P1": { "direction": "output", "bits": [ 232 ] }, "P0": { "direction": "output", "bits": [ 233 ] }, "SIGNEDP": { "direction": "output", "bits": [ 234 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:270.11-270.13" } }, "A1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:269.11-269.13" } }, "A10": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:260.11-260.14" } }, "A11": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:259.11-259.14" } }, "A12": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:258.11-258.14" } }, "A13": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:257.11-257.14" } }, "A14": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:256.11-256.14" } }, "A15": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:255.11-255.14" } }, "A16": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:254.11-254.14" } }, "A17": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:253.11-253.14" } }, "A2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:268.11-268.13" } }, "A3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:267.11-267.13" } }, "A4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:266.11-266.13" } }, "A5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:265.11-265.13" } }, "A6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:264.11-264.13" } }, "A7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:263.11-263.13" } }, "A8": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:262.11-262.13" } }, "A9": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:261.11-261.13" } }, "B0": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:288.11-288.13" } }, "B1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:287.11-287.13" } }, "B10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:278.11-278.14" } }, "B11": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:277.11-277.14" } }, "B12": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:276.11-276.14" } }, "B13": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:275.11-275.14" } }, "B14": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:274.11-274.14" } }, "B15": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:273.11-273.14" } }, "B16": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:272.11-272.14" } }, "B17": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:271.11-271.14" } }, "B2": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:286.11-286.13" } }, "B3": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:285.11-285.13" } }, "B4": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:284.11-284.13" } }, "B5": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:283.11-283.13" } }, "B6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:282.11-282.13" } }, "B7": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:281.11-281.13" } }, "B8": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:280.11-280.13" } }, "B9": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:279.11-279.13" } }, "C0": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:306.11-306.13" } }, "C1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:305.11-305.13" } }, "C10": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:296.11-296.14" } }, "C11": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:295.11-295.14" } }, "C12": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:294.11-294.14" } }, "C13": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:293.11-293.14" } }, "C14": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:292.11-292.14" } }, "C15": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:291.11-291.14" } }, "C16": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:290.11-290.14" } }, "C17": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:289.11-289.14" } }, "C2": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:304.11-304.13" } }, "C3": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:303.11-303.13" } }, "C4": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:302.11-302.13" } }, "C5": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:301.11-301.13" } }, "C6": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:300.11-300.13" } }, "C7": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:299.11-299.13" } }, "C8": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:298.11-298.13" } }, "C9": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:297.11-297.13" } }, "CE0": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:318.11-318.14" } }, "CE1": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:317.11-317.14" } }, "CE2": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:316.11-316.14" } }, "CE3": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:315.11-315.14" } }, "CLK0": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:314.11-314.15" } }, "CLK1": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:313.11-313.15" } }, "CLK2": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:312.11-312.15" } }, "CLK3": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:311.11-311.15" } }, "P0": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:484.12-484.14" } }, "P1": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:483.12-483.14" } }, "P10": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:474.12-474.15" } }, "P11": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:473.12-473.15" } }, "P12": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:472.12-472.15" } }, "P13": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:471.12-471.15" } }, "P14": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:470.12-470.15" } }, "P15": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:469.12-469.15" } }, "P16": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:468.12-468.15" } }, "P17": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:467.12-467.15" } }, "P18": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:466.12-466.15" } }, "P19": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:465.12-465.15" } }, "P2": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:482.12-482.14" } }, "P20": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:464.12-464.15" } }, "P21": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:463.12-463.15" } }, "P22": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:462.12-462.15" } }, "P23": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:461.12-461.15" } }, "P24": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:460.12-460.15" } }, "P25": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:459.12-459.15" } }, "P26": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:458.12-458.15" } }, "P27": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:457.12-457.15" } }, "P28": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:456.12-456.15" } }, "P29": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:455.12-455.15" } }, "P3": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:481.12-481.14" } }, "P30": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:454.12-454.15" } }, "P31": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:453.12-453.15" } }, "P32": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:452.12-452.15" } }, "P33": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:451.12-451.15" } }, "P34": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:450.12-450.15" } }, "P35": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:449.12-449.15" } }, "P4": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:480.12-480.14" } }, "P5": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:479.12-479.14" } }, "P6": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:478.12-478.14" } }, "P7": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:477.12-477.14" } }, "P8": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:476.12-476.14" } }, "P9": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:475.12-475.14" } }, "ROA0": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:412.12-412.16" } }, "ROA1": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:411.12-411.16" } }, "ROA10": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:402.12-402.17" } }, "ROA11": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:401.12-401.17" } }, "ROA12": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:400.12-400.17" } }, "ROA13": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:399.12-399.17" } }, "ROA14": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:398.12-398.17" } }, "ROA15": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:397.12-397.17" } }, "ROA16": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:396.12-396.17" } }, "ROA17": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:395.12-395.17" } }, "ROA2": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:410.12-410.16" } }, "ROA3": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:409.12-409.16" } }, "ROA4": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:408.12-408.16" } }, "ROA5": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:407.12-407.16" } }, "ROA6": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:406.12-406.16" } }, "ROA7": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:405.12-405.16" } }, "ROA8": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:404.12-404.16" } }, "ROA9": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:403.12-403.16" } }, "ROB0": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:430.12-430.16" } }, "ROB1": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:429.12-429.16" } }, "ROB10": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:420.12-420.17" } }, "ROB11": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:419.12-419.17" } }, "ROB12": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:418.12-418.17" } }, "ROB13": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:417.12-417.17" } }, "ROB14": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:416.12-416.17" } }, "ROB15": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:415.12-415.17" } }, "ROB16": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:414.12-414.17" } }, "ROB17": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:413.12-413.17" } }, "ROB2": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:428.12-428.16" } }, "ROB3": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:427.12-427.16" } }, "ROB4": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:426.12-426.16" } }, "ROB5": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:425.12-425.16" } }, "ROB6": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:424.12-424.16" } }, "ROB7": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:423.12-423.16" } }, "ROB8": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:422.12-422.16" } }, "ROB9": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:421.12-421.16" } }, "ROC0": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:448.12-448.16" } }, "ROC1": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:447.12-447.16" } }, "ROC10": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:438.12-438.17" } }, "ROC11": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:437.12-437.17" } }, "ROC12": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:436.12-436.17" } }, "ROC13": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:435.12-435.17" } }, "ROC14": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:434.12-434.17" } }, "ROC15": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:433.12-433.17" } }, "ROC16": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:432.12-432.17" } }, "ROC17": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:431.12-431.17" } }, "ROC2": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:446.12-446.16" } }, "ROC3": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:445.12-445.16" } }, "ROC4": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:444.12-444.16" } }, "ROC5": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:443.12-443.16" } }, "ROC6": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:442.12-442.16" } }, "ROC7": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:441.12-441.16" } }, "ROC8": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:440.12-440.16" } }, "ROC9": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:439.12-439.16" } }, "RST0": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:322.11-322.15" } }, "RST1": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:321.11-321.15" } }, "RST2": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:320.11-320.15" } }, "RST3": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:319.11-319.15" } }, "SIGNEDA": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:307.11-307.18" } }, "SIGNEDB": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:308.11-308.18" } }, "SIGNEDP": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:485.12-485.19" } }, "SOURCEA": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:309.11-309.18" } }, "SOURCEB": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:310.11-310.18" } }, "SRIA0": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:340.11-340.16" } }, "SRIA1": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:339.11-339.16" } }, "SRIA10": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:330.11-330.17" } }, "SRIA11": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:329.11-329.17" } }, "SRIA12": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:328.11-328.17" } }, "SRIA13": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:327.11-327.17" } }, "SRIA14": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:326.11-326.17" } }, "SRIA15": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:325.11-325.17" } }, "SRIA16": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:324.11-324.17" } }, "SRIA17": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:323.11-323.17" } }, "SRIA2": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:338.11-338.16" } }, "SRIA3": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:337.11-337.16" } }, "SRIA4": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:336.11-336.16" } }, "SRIA5": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:335.11-335.16" } }, "SRIA6": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:334.11-334.16" } }, "SRIA7": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:333.11-333.16" } }, "SRIA8": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:332.11-332.16" } }, "SRIA9": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:331.11-331.16" } }, "SRIB0": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:358.11-358.16" } }, "SRIB1": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:357.11-357.16" } }, "SRIB10": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:348.11-348.17" } }, "SRIB11": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:347.11-347.17" } }, "SRIB12": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:346.11-346.17" } }, "SRIB13": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:345.11-345.17" } }, "SRIB14": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:344.11-344.17" } }, "SRIB15": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:343.11-343.17" } }, "SRIB16": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:342.11-342.17" } }, "SRIB17": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:341.11-341.17" } }, "SRIB2": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:356.11-356.16" } }, "SRIB3": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:355.11-355.16" } }, "SRIB4": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:354.11-354.16" } }, "SRIB5": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:353.11-353.16" } }, "SRIB6": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:352.11-352.16" } }, "SRIB7": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:351.11-351.16" } }, "SRIB8": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:350.11-350.16" } }, "SRIB9": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:349.11-349.16" } }, "SROA0": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:376.12-376.17" } }, "SROA1": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:375.12-375.17" } }, "SROA10": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:366.12-366.18" } }, "SROA11": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:365.12-365.18" } }, "SROA12": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:364.12-364.18" } }, "SROA13": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:363.12-363.18" } }, "SROA14": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:362.12-362.18" } }, "SROA15": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:361.12-361.18" } }, "SROA16": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:360.12-360.18" } }, "SROA17": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:359.12-359.18" } }, "SROA2": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:374.12-374.17" } }, "SROA3": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:373.12-373.17" } }, "SROA4": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:372.12-372.17" } }, "SROA5": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:371.12-371.17" } }, "SROA6": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:370.12-370.17" } }, "SROA7": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:369.12-369.17" } }, "SROA8": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:368.12-368.17" } }, "SROA9": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:367.12-367.17" } }, "SROB0": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:394.12-394.17" } }, "SROB1": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:393.12-393.17" } }, "SROB10": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:384.12-384.18" } }, "SROB11": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:383.12-383.18" } }, "SROB12": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:382.12-382.18" } }, "SROB13": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:381.12-381.18" } }, "SROB14": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:380.12-380.18" } }, "SROB15": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:379.12-379.18" } }, "SROB16": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:378.12-378.18" } }, "SROB17": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:377.12-377.18" } }, "SROB2": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:392.12-392.17" } }, "SROB3": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:391.12-391.17" } }, "SROB4": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:390.12-390.17" } }, "SROB5": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:389.12-389.17" } }, "SROB6": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:388.12-388.17" } }, "SROB7": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:387.12-387.17" } }, "SROB8": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:386.12-386.17" } }, "SROB9": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:385.12-385.17" } } } }, "OB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.1-5.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.20-5.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.59-5.60" } } } }, "OBCO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.1-9.90" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "OT": { "direction": "output", "bits": [ 3 ] }, "OC": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.20-9.21" } }, "OC": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.38-9.40" } }, "OT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.34-9.36" } } } }, "OBZ": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.1-6.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.20-6.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.59-6.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.23-6.24" } } } }, "OBZPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.1-8.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.20-8.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.59-8.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.23-8.24" } } } }, "OBZPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.1-7.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.20-7.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.59-7.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.23-7.24" } } } }, "ODDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1255.1-1268.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D6": { "direction": "input", "bits": [ 5 ] }, "D5": { "direction": "input", "bits": [ 6 ] }, "D4": { "direction": "input", "bits": [ 7 ] }, "D3": { "direction": "input", "bits": [ 8 ] }, "D2": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "D0": { "direction": "input", "bits": [ 11 ] }, "Q": { "direction": "output", "bits": [ 12 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1266.11-1266.13" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1265.11-1265.13" } }, "D2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1264.11-1264.13" } }, "D3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1263.11-1263.13" } }, "D4": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1262.11-1262.13" } }, "D5": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1261.11-1261.13" } }, "D6": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1260.11-1260.13" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1258.11-1258.15" } }, "Q": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1267.12-1267.13" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1259.11-1259.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1257.11-1257.15" } } } }, "ODDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1232.1-1239.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "D0": { "direction": "input", "bits": [ 4 ] }, "D1": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1236.11-1236.13" } }, "D1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1237.11-1237.13" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1238.12-1238.13" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1235.11-1235.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1234.11-1234.15" } } } }, "ODDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1308.1-1319.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D3": { "direction": "input", "bits": [ 2 ] }, "D2": { "direction": "input", "bits": [ 3 ] }, "D1": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "DQSW270": { "direction": "input", "bits": [ 6 ] }, "SCLK": { "direction": "input", "bits": [ 7 ] }, "ECLK": { "direction": "input", "bits": [ 8 ] }, "RST": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1313.11-1313.13" } }, "D1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1312.11-1312.13" } }, "D2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1311.11-1311.13" } }, "D3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1310.11-1310.13" } }, "DQSW270": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1314.11-1314.18" } }, "ECLK": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1316.11-1316.15" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1318.12-1318.13" } }, "RST": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1317.11-1317.14" } }, "SCLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1315.11-1315.15" } } } }, "ODDRX2DQSB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1322.1-1333.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D3": { "direction": "input", "bits": [ 2 ] }, "D2": { "direction": "input", "bits": [ 3 ] }, "D1": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "SCLK": { "direction": "input", "bits": [ 6 ] }, "ECLK": { "direction": "input", "bits": [ 7 ] }, "DQSW": { "direction": "input", "bits": [ 8 ] }, "RST": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1327.11-1327.13" } }, "D1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1326.11-1326.13" } }, "D2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1325.11-1325.13" } }, "D3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1324.11-1324.13" } }, "DQSW": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1330.11-1330.15" } }, "ECLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1329.11-1329.15" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1332.12-1332.13" } }, "RST": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1331.11-1331.14" } }, "SCLK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1328.11-1328.15" } } } }, "ODDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1242.1-1252.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D3": { "direction": "input", "bits": [ 5 ] }, "D2": { "direction": "input", "bits": [ 6 ] }, "D1": { "direction": "input", "bits": [ 7 ] }, "D0": { "direction": "input", "bits": [ 8 ] }, "Q": { "direction": "output", "bits": [ 9 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1250.11-1250.13" } }, "D1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1249.11-1249.13" } }, "D2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1248.11-1248.13" } }, "D3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1247.11-1247.13" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1245.11-1245.15" } }, "Q": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1251.12-1251.13" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1246.11-1246.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1244.11-1244.15" } } } }, "OFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.1-31.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.27-31.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.23-31.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.47-31.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.34-31.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.30-31.32" } } } }, "OFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.1-32.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.23-32.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.27-32.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.47-32.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.34-32.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.30-32.32" } } } }, "OFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.1-33.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.23-33.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.27-33.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.47-33.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.34-33.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.30-33.32" } } } }, "OFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.1-34.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.27-34.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.23-34.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.47-34.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.34-34.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.30-34.32" } } } }, "OLVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.1-14.146" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] }, "ZN": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.20-14.21" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.59-14.60" } }, "ZN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.69-14.71" } } } }, "OSCG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1413.1-1416.10" }, "parameter_default_values": { "DIV": "00000000000000000000000010000000" }, "ports": { "OSC": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSC": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1415.12-1415.15" } } } }, "OSHX2A": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1271.1-1279.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D1": { "direction": "input", "bits": [ 2 ] }, "D0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1274.11-1274.13" } }, "D1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1273.11-1273.13" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1276.11-1276.15" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1278.12-1278.13" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1277.11-1277.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1275.11-1275.15" } } } }, "PCSCLKDIV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1020.1-1029.10" }, "parameter_default_values": { "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "SEL2": { "direction": "input", "bits": [ 4 ] }, "SEL1": { "direction": "input", "bits": [ 5 ] }, "SEL0": { "direction": "input", "bits": [ 6 ] }, "CDIV1": { "direction": "output", "bits": [ 7 ] }, "CDIVX": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "CDIV1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1027.12-1027.17" } }, "CDIVX": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1028.12-1028.17" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1022.11-1022.15" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1023.11-1023.14" } }, "SEL0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1026.11-1026.15" } }, "SEL1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1025.11-1025.15" } }, "SEL2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1024.11-1024.15" } } } }, "PDPW16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:21.1-213.10" }, "parameter_default_values": { "ASYNC_RESET_RELEASE": "SYNC", "CLKRMUX": "CLKR", "CLKWMUX": "CLKW", "CSDECODE_R": "0b000", "CSDECODE_W": "0b000", "DATA_WIDTH_R": "00000000000000000000000000100100", "DATA_WIDTH_W": "00000000000000000000000000100100", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_DATA": "STATIC", "REGMODE": "NOREG", "RESETMODE": "SYNC" }, "ports": { "DI35": { "direction": "input", "bits": [ 2 ] }, "DI34": { "direction": "input", "bits": [ 3 ] }, "DI33": { "direction": "input", "bits": [ 4 ] }, "DI32": { "direction": "input", "bits": [ 5 ] }, "DI31": { "direction": "input", "bits": [ 6 ] }, "DI30": { "direction": "input", "bits": [ 7 ] }, "DI29": { "direction": "input", "bits": [ 8 ] }, "DI28": { "direction": "input", "bits": [ 9 ] }, "DI27": { "direction": "input", "bits": [ 10 ] }, "DI26": { "direction": "input", "bits": [ 11 ] }, "DI25": { "direction": "input", "bits": [ 12 ] }, "DI24": { "direction": "input", "bits": [ 13 ] }, "DI23": { "direction": "input", "bits": [ 14 ] }, "DI22": { "direction": "input", "bits": [ 15 ] }, "DI21": { "direction": "input", "bits": [ 16 ] }, "DI20": { "direction": "input", "bits": [ 17 ] }, "DI19": { "direction": "input", "bits": [ 18 ] }, "DI18": { "direction": "input", "bits": [ 19 ] }, "DI17": { "direction": "input", "bits": [ 20 ] }, "DI16": { "direction": "input", "bits": [ 21 ] }, "DI15": { "direction": "input", "bits": [ 22 ] }, "DI14": { "direction": "input", "bits": [ 23 ] }, "DI13": { "direction": "input", "bits": [ 24 ] }, "DI12": { "direction": "input", "bits": [ 25 ] }, "DI11": { "direction": "input", "bits": [ 26 ] }, "DI10": { "direction": "input", "bits": [ 27 ] }, "DI9": { "direction": "input", "bits": [ 28 ] }, "DI8": { "direction": "input", "bits": [ 29 ] }, "DI7": { "direction": "input", "bits": [ 30 ] }, "DI6": { "direction": "input", "bits": [ 31 ] }, "DI5": { "direction": "input", "bits": [ 32 ] }, "DI4": { "direction": "input", "bits": [ 33 ] }, "DI3": { "direction": "input", "bits": [ 34 ] }, "DI2": { "direction": "input", "bits": [ 35 ] }, "DI1": { "direction": "input", "bits": [ 36 ] }, "DI0": { "direction": "input", "bits": [ 37 ] }, "ADW8": { "direction": "input", "bits": [ 38 ] }, "ADW7": { "direction": "input", "bits": [ 39 ] }, "ADW6": { "direction": "input", "bits": [ 40 ] }, "ADW5": { "direction": "input", "bits": [ 41 ] }, "ADW4": { "direction": "input", "bits": [ 42 ] }, "ADW3": { "direction": "input", "bits": [ 43 ] }, "ADW2": { "direction": "input", "bits": [ 44 ] }, "ADW1": { "direction": "input", "bits": [ 45 ] }, "ADW0": { "direction": "input", "bits": [ 46 ] }, "BE3": { "direction": "input", "bits": [ 47 ] }, "BE2": { "direction": "input", "bits": [ 48 ] }, "BE1": { "direction": "input", "bits": [ 49 ] }, "BE0": { "direction": "input", "bits": [ 50 ] }, "CEW": { "direction": "input", "bits": [ 51 ] }, "CLKW": { "direction": "input", "bits": [ 52 ] }, "CSW2": { "direction": "input", "bits": [ 53 ] }, "CSW1": { "direction": "input", "bits": [ 54 ] }, "CSW0": { "direction": "input", "bits": [ 55 ] }, "ADR13": { "direction": "input", "bits": [ 56 ] }, "ADR12": { "direction": "input", "bits": [ 57 ] }, "ADR11": { "direction": "input", "bits": [ 58 ] }, "ADR10": { "direction": "input", "bits": [ 59 ] }, "ADR9": { "direction": "input", "bits": [ 60 ] }, "ADR8": { "direction": "input", "bits": [ 61 ] }, "ADR7": { "direction": "input", "bits": [ 62 ] }, "ADR6": { "direction": "input", "bits": [ 63 ] }, "ADR5": { "direction": "input", "bits": [ 64 ] }, "ADR4": { "direction": "input", "bits": [ 65 ] }, "ADR3": { "direction": "input", "bits": [ 66 ] }, "ADR2": { "direction": "input", "bits": [ 67 ] }, "ADR1": { "direction": "input", "bits": [ 68 ] }, "ADR0": { "direction": "input", "bits": [ 69 ] }, "CER": { "direction": "input", "bits": [ 70 ] }, "OCER": { "direction": "input", "bits": [ 71 ] }, "CLKR": { "direction": "input", "bits": [ 72 ] }, "CSR2": { "direction": "input", "bits": [ 73 ] }, "CSR1": { "direction": "input", "bits": [ 74 ] }, "CSR0": { "direction": "input", "bits": [ 75 ] }, "RST": { "direction": "input", "bits": [ 76 ] }, "DO35": { "direction": "output", "bits": [ 77 ] }, "DO34": { "direction": "output", "bits": [ 78 ] }, "DO33": { "direction": "output", "bits": [ 79 ] }, "DO32": { "direction": "output", "bits": [ 80 ] }, "DO31": { "direction": "output", "bits": [ 81 ] }, "DO30": { "direction": "output", "bits": [ 82 ] }, "DO29": { "direction": "output", "bits": [ 83 ] }, "DO28": { "direction": "output", "bits": [ 84 ] }, "DO27": { "direction": "output", "bits": [ 85 ] }, "DO26": { "direction": "output", "bits": [ 86 ] }, "DO25": { "direction": "output", "bits": [ 87 ] }, "DO24": { "direction": "output", "bits": [ 88 ] }, "DO23": { "direction": "output", "bits": [ 89 ] }, "DO22": { "direction": "output", "bits": [ 90 ] }, "DO21": { "direction": "output", "bits": [ 91 ] }, "DO20": { "direction": "output", "bits": [ 92 ] }, "DO19": { "direction": "output", "bits": [ 93 ] }, "DO18": { "direction": "output", "bits": [ 94 ] }, "DO17": { "direction": "output", "bits": [ 95 ] }, "DO16": { "direction": "output", "bits": [ 96 ] }, "DO15": { "direction": "output", "bits": [ 97 ] }, "DO14": { "direction": "output", "bits": [ 98 ] }, "DO13": { "direction": "output", "bits": [ 99 ] }, "DO12": { "direction": "output", "bits": [ 100 ] }, "DO11": { "direction": "output", "bits": [ 101 ] }, "DO10": { "direction": "output", "bits": [ 102 ] }, "DO9": { "direction": "output", "bits": [ 103 ] }, "DO8": { "direction": "output", "bits": [ 104 ] }, "DO7": { "direction": "output", "bits": [ 105 ] }, "DO6": { "direction": "output", "bits": [ 106 ] }, "DO5": { "direction": "output", "bits": [ 107 ] }, "DO4": { "direction": "output", "bits": [ 108 ] }, "DO3": { "direction": "output", "bits": [ 109 ] }, "DO2": { "direction": "output", "bits": [ 110 ] }, "DO1": { "direction": "output", "bits": [ 111 ] }, "DO0": { "direction": "output", "bits": [ 112 ] } }, "cells": { }, "netnames": { "ADR0": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:169.11-169.15" } }, "ADR1": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:168.11-168.15" } }, "ADR10": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:159.11-159.16" } }, "ADR11": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:158.11-158.16" } }, "ADR12": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:157.11-157.16" } }, "ADR13": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:156.11-156.16" } }, "ADR2": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:167.11-167.15" } }, "ADR3": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:166.11-166.15" } }, "ADR4": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:165.11-165.15" } }, "ADR5": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:164.11-164.15" } }, "ADR6": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:163.11-163.15" } }, "ADR7": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:162.11-162.15" } }, "ADR8": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:161.11-161.15" } }, "ADR9": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:160.11-160.15" } }, "ADW0": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:146.11-146.15" } }, "ADW1": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:145.11-145.15" } }, "ADW2": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:144.11-144.15" } }, "ADW3": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:143.11-143.15" } }, "ADW4": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:142.11-142.15" } }, "ADW5": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:141.11-141.15" } }, "ADW6": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:140.11-140.15" } }, "ADW7": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:139.11-139.15" } }, "ADW8": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:138.11-138.15" } }, "BE0": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:150.11-150.14" } }, "BE1": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:149.11-149.14" } }, "BE2": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:148.11-148.14" } }, "BE3": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:147.11-147.14" } }, "CER": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:170.11-170.14" } }, "CEW": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:151.11-151.14" } }, "CLKR": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:172.11-172.15" } }, "CLKW": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:152.11-152.15" } }, "CSR0": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:175.11-175.15" } }, "CSR1": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:174.11-174.15" } }, "CSR2": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:173.11-173.15" } }, "CSW0": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:155.11-155.15" } }, "CSW1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:154.11-154.15" } }, "CSW2": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:153.11-153.15" } }, "DI0": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:137.11-137.14" } }, "DI1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:136.11-136.14" } }, "DI10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:127.11-127.15" } }, "DI11": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:126.11-126.15" } }, "DI12": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:125.11-125.15" } }, "DI13": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:124.11-124.15" } }, "DI14": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:123.11-123.15" } }, "DI15": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:122.11-122.15" } }, "DI16": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:121.11-121.15" } }, "DI17": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:120.11-120.15" } }, "DI18": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:119.11-119.15" } }, "DI19": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:118.11-118.15" } }, "DI2": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:135.11-135.14" } }, "DI20": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:117.11-117.15" } }, "DI21": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:116.11-116.15" } }, "DI22": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:115.11-115.15" } }, "DI23": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:114.11-114.15" } }, "DI24": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:113.11-113.15" } }, "DI25": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:112.11-112.15" } }, "DI26": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:111.11-111.15" } }, "DI27": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:110.11-110.15" } }, "DI28": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:109.11-109.15" } }, "DI29": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:108.11-108.15" } }, "DI3": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:134.11-134.14" } }, "DI30": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:107.11-107.15" } }, "DI31": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:106.11-106.15" } }, "DI32": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:105.11-105.15" } }, "DI33": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:104.11-104.15" } }, "DI34": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:103.11-103.15" } }, "DI35": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:102.11-102.15" } }, "DI4": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:133.11-133.14" } }, "DI5": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:132.11-132.14" } }, "DI6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:131.11-131.14" } }, "DI7": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:130.11-130.14" } }, "DI8": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:129.11-129.14" } }, "DI9": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:128.11-128.14" } }, "DO0": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:212.12-212.15" } }, "DO1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:211.12-211.15" } }, "DO10": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:202.12-202.16" } }, "DO11": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:201.12-201.16" } }, "DO12": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:200.12-200.16" } }, "DO13": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:199.12-199.16" } }, "DO14": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:198.12-198.16" } }, "DO15": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:197.12-197.16" } }, "DO16": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:196.12-196.16" } }, "DO17": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:195.12-195.16" } }, "DO18": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:194.12-194.16" } }, "DO19": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:193.12-193.16" } }, "DO2": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:210.12-210.15" } }, "DO20": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:192.12-192.16" } }, "DO21": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:191.12-191.16" } }, "DO22": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:190.12-190.16" } }, "DO23": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:189.12-189.16" } }, "DO24": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:188.12-188.16" } }, "DO25": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:187.12-187.16" } }, "DO26": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:186.12-186.16" } }, "DO27": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:185.12-185.16" } }, "DO28": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:184.12-184.16" } }, "DO29": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:183.12-183.16" } }, "DO3": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:209.12-209.15" } }, "DO30": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:182.12-182.16" } }, "DO31": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:181.12-181.16" } }, "DO32": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:180.12-180.16" } }, "DO33": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:179.12-179.16" } }, "DO34": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:178.12-178.16" } }, "DO35": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:177.12-177.16" } }, "DO4": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:208.12-208.15" } }, "DO5": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:207.12-207.15" } }, "DO6": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:206.12-206.15" } }, "DO7": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:205.12-205.15" } }, "DO8": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:204.12-204.15" } }, "DO9": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:203.12-203.15" } }, "OCER": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:171.11-171.15" } }, "RST": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:176.11-176.14" } } } }, "PFUMX": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000001000", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.1-124.10" }, "ports": { "ALUT": { "direction": "input", "bits": [ 2 ] }, "BLUT": { "direction": "input", "bits": [ 3 ] }, "C0": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "ALUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.21-117.25" } }, "BLUT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.27-117.31" } }, "C0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.33-117.35" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.44-117.45" } } } }, "PUR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:9.1-12.10" }, "parameter_default_values": { "RST_PULSE": "00000000000000000000000000000001" }, "ports": { "PUR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "PUR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:11.11-11.14" } } } }, "SGSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:15.1-18.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:17.11-17.14" } }, "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:16.11-16.14" } } } }, "TRELLIS_COMB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:354.1-395.10" }, "parameter_default_values": { "CCU2_INJECT1": "NO", "INITVAL": "0000000000000000", "IS_Z1": "0", "MODE": "LOGIC", "WREMUX": "WRE" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "M": { "direction": "input", "bits": [ 6 ] }, "FCI": { "direction": "input", "bits": [ 7 ] }, "F1": { "direction": "input", "bits": [ 8 ] }, "FXA": { "direction": "input", "bits": [ 9 ] }, "FXB": { "direction": "input", "bits": [ 10 ] }, "WD": { "direction": "input", "bits": [ 11 ] }, "WAD0": { "direction": "input", "bits": [ 12 ] }, "WAD1": { "direction": "input", "bits": [ 13 ] }, "WAD2": { "direction": "input", "bits": [ 14 ] }, "WAD3": { "direction": "input", "bits": [ 15 ] }, "WRE": { "direction": "input", "bits": [ 16 ] }, "WCK": { "direction": "input", "bits": [ 17 ] }, "F": { "direction": "output", "bits": [ 18 ] }, "FCO": { "direction": "output", "bits": [ 19 ] }, "OFX": { "direction": "output", "bits": [ 20 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.8-355.9" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.11-355.12" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.14-355.15" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.17-355.18" } }, "F": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.9-360.10" } }, "F1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.13-356.15" } }, "FCI": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.8-356.11" } }, "FCO": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.12-360.15" } }, "FXA": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.17-356.20" } }, "FXB": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.22-356.25" } }, "M": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.20-355.21" } }, "OFX": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.17-360.20" } }, "WAD0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.8-358.12" } }, "WAD1": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.14-358.18" } }, "WAD2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.20-358.24" } }, "WAD3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.26-358.30" } }, "WCK": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:359.13-359.16" } }, "WD": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:357.8-357.10" } }, "WRE": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:359.8-359.11" } } } }, "TRELLIS_DPR16X4": { "attributes": { "abc9_box_id": "00000000000000000000000000000111", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:128.1-169.10" }, "parameter_default_values": { "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WAD": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "WRE": { "direction": "input", "bits": [ 10 ] }, "WCK": { "direction": "input", "bits": [ 11 ] }, "RAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:129.15-129.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:134.15-134.17" } }, "RAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:133.15-133.18" } }, "WAD": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:130.15-130.18" } }, "WCK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:132.15-132.18" } }, "WRE": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:131.15-131.18" } } } }, "TRELLIS_FF": { "attributes": { "abc9_flop": "1", "abc9_box": "0", "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.1-314.10" }, "parameter_default_values": { "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001", "CLKMUX": "CLK", "GSR": "ENABLED", "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "LSR": { "direction": "input", "bits": [ 3 ] }, "CE": { "direction": "input", "bits": [ 4 ] }, "DI": { "direction": "input", "bits": [ 5 ] }, "M": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.35-249.37" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.25-249.28" } }, "DI": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.39-249.41" } }, "LSR": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.30-249.33" } }, "M": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.43-249.44" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.57-249.58" } } } }, "TRELLIS_IO": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:318.1-344.10" }, "parameter_default_values": { "DIR": "INPUT" }, "ports": { "B": { "direction": "inout", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "T": { "direction": "input", "bits": [ 4 ] }, "O": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:320.8-320.9" } }, "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:321.8-321.9" } }, "O": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:323.9-323.10" } }, "T": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:322.8-322.9" } } } }, "TRELLIS_RAM16X2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:76.1-113.10" }, "parameter_default_values": { "INITVAL_0": "0000000000000000", "INITVAL_1": "0000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI0": { "direction": "input", "bits": [ 2 ] }, "DI1": { "direction": "input", "bits": [ 3 ] }, "WAD0": { "direction": "input", "bits": [ 4 ] }, "WAD1": { "direction": "input", "bits": [ 5 ] }, "WAD2": { "direction": "input", "bits": [ 6 ] }, "WAD3": { "direction": "input", "bits": [ 7 ] }, "WRE": { "direction": "input", "bits": [ 8 ] }, "WCK": { "direction": "input", "bits": [ 9 ] }, "RAD0": { "direction": "input", "bits": [ 10 ] }, "RAD1": { "direction": "input", "bits": [ 11 ] }, "RAD2": { "direction": "input", "bits": [ 12 ] }, "RAD3": { "direction": "input", "bits": [ 13 ] }, "DO0": { "direction": "output", "bits": [ 14 ] }, "DO1": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "DI0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:77.8-77.11" } }, "DI1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:77.13-77.16" } }, "DO0": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:81.9-81.12" } }, "DO1": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:81.14-81.17" } }, "RAD0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.8-80.12" } }, "RAD1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.14-80.18" } }, "RAD2": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.20-80.24" } }, "RAD3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.26-80.30" } }, "WAD0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.8-78.12" } }, "WAD1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.14-78.18" } }, "WAD2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.20-78.24" } }, "WAD3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.26-78.30" } }, "WCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:79.13-79.16" } }, "WRE": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:79.8-79.11" } } } }, "TSHX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1282.1-1292.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T1": { "direction": "input", "bits": [ 2 ] }, "T0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW270": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW270": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1289.11-1289.18" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1288.11-1288.15" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1291.12-1291.13" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1290.11-1290.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1287.11-1287.15" } }, "T0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1286.11-1286.13" } }, "T1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1285.11-1285.13" } } } }, "TSHX2DQSA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1295.1-1305.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T1": { "direction": "input", "bits": [ 2 ] }, "T0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1302.11-1302.15" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1301.11-1301.15" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1304.12-1304.13" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1303.11-1303.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1300.11-1300.15" } }, "T0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1299.11-1299.13" } }, "T1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1298.11-1298.13" } } } }, "USRMCLK": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1085.1-1088.10" }, "ports": { "USRMCLKI": { "direction": "input", "bits": [ 2 ] }, "USRMCLKTS": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "USRMCLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1086.11-1086.19" } }, "USRMCLKTS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1087.11-1087.20" } } } }, "VHI": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:402.1-404.10" }, "ports": { "Z": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "Z": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:402.19-402.20" } } } }, "VLO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:398.1-400.10" }, "ports": { "Z": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "Z": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:398.19-398.20" } } } }, "graph_engine": { "attributes": { "dynports": "00000000000000000000000000000001", "top": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:78.1-586.10" }, "parameter_default_values": { "ACC_WIDTH": "00000000000000000000000000100000", "ADDR_WIDTH": "00000000000000000000000000010111", "DATA_WIDTH": "00000000000000000000000000001000", "MAX_CONN": "00000000000000000000000000100000", "N_TOTAL": "00000000000000000001000000000000", "PARALLEL": "00000000000000000000000000001000" }, "ports": { "clk": { "direction": "input", "bits": [ 2 ] }, "rst": { "direction": "input", "bits": [ 3 ] }, "run_start": { "direction": "input", "bits": [ 4 ] }, "busy": { "direction": "output", "bits": [ 5 ] }, "done": { "direction": "output", "bits": [ 6 ] }, "err": { "direction": "output", "bits": [ 7 ] }, "x_base": { "direction": "input", "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ] }, "table_base": { "direction": "input", "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ] }, "out_base": { "direction": "input", "bits": [ 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76 ] }, "n_inputs_graph": { "direction": "input", "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92 ] }, "num_neurons_graph": { "direction": "input", "bits": [ 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ] }, "n_out": { "direction": "input", "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ] }, "ram_req": { "direction": "output", "bits": [ 125 ] }, "ram_wr": { "direction": "output", "bits": [ 126 ] }, "ram_addr": { "direction": "output", "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ] }, "ram_wdata": { "direction": "output", "signed": 1, "bits": [ 150, 151, 152, 153, 154, 155, 156, 157 ] }, "ram_rdata": { "direction": "input", "signed": 1, "bits": [ 158, 159, 160, 161, 162, 163, 164, 165 ] }, "ram_ready": { "direction": "input", "bits": [ 166 ] } }, "cells": { "act_wr_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 168 ], "LSR": [ 3 ], "Q": [ 169 ] } }, "act_wr_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 170 ], "LSR": [ 3 ], "Q": [ 171 ] } }, "act_wr_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 172 ], "LSR": [ 3 ], "Q": [ 173 ] } }, "act_wr_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 174 ], "LSR": [ 3 ], "Q": [ 175 ] } }, "act_wr_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 176 ], "LSR": [ 3 ], "Q": [ 177 ] } }, "act_wr_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 178 ], "LSR": [ 3 ], "Q": [ 179 ] } }, "act_wr_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 181 ] } }, "act_wr_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 183 ] } }, "act_wr_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 185 ] } }, "act_wr_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 187 ] } }, "act_wr_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 188 ], "LSR": [ 3 ], "Q": [ 189 ] } }, "act_wr_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 190 ], "LSR": [ 3 ], "Q": [ 191 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 193 ], "D": [ 194 ], "Z": [ 182 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 195 ], "C": [ 196 ], "D": [ 192 ], "Z": [ 190 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 197 ], "D": [ 198 ], "Z": [ 180 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 199 ], "D": [ 200 ], "Z": [ 188 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 201 ], "D": [ 202 ], "Z": [ 184 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 203 ], "D": [ 204 ], "Z": [ 178 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 205 ], "C": [ 206 ], "D": [ 192 ], "Z": [ 172 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 207 ], "D": [ 208 ], "Z": [ 176 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 209 ], "D": [ 210 ], "Z": [ 186 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 211 ], "D": [ 212 ], "Z": [ 168 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 213 ], "D": [ 214 ], "Z": [ 170 ] } }, "act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 215 ], "C": [ 216 ], "D": [ 192 ], "Z": [ 174 ] } }, "act_wr_data_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 217 ], "LSR": [ 3 ], "Q": [ 218 ] } }, "act_wr_data_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 219 ], "LSR": [ 3 ], "Q": [ 220 ] } }, "act_wr_data_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 221 ], "LSR": [ 3 ], "Q": [ 222 ] } }, "act_wr_data_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 223 ], "LSR": [ 3 ], "Q": [ 224 ] } }, "act_wr_data_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 225 ], "LSR": [ 3 ], "Q": [ 226 ] } }, "act_wr_data_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 227 ], "LSR": [ 3 ], "Q": [ 228 ] } }, "act_wr_data_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 229 ], "LSR": [ 3 ], "Q": [ 230 ] } }, "act_wr_data_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 167 ], "CLK": [ 2 ], "DI": [ 231 ], "LSR": [ 3 ], "Q": [ 232 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 159 ], "C": [ 192 ], "D": [ 233 ], "Z": [ 219 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 164 ], "C": [ 192 ], "D": [ 234 ], "Z": [ 229 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 162 ], "C": [ 192 ], "D": [ 235 ], "Z": [ 225 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 165 ], "C": [ 192 ], "D": [ 236 ], "Z": [ 231 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 163 ], "C": [ 192 ], "D": [ 237 ], "Z": [ 227 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 158 ], "C": [ 192 ], "D": [ 238 ], "Z": [ 217 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 161 ], "C": [ 192 ], "D": [ 239 ], "Z": [ 223 ] } }, "act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 160 ], "C": [ 192 ], "D": [ 240 ], "Z": [ 221 ] } }, "act_wr_en_TRELLIS_FF_DI": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 241 ], "LSR": [ "0" ], "Q": [ 242 ] } }, "act_wr_en_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 243 ], "LSR": [ 244 ], "Q": [ 241 ] } }, "act_wr_en_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 192 ], "C": [ 245 ], "D": [ 246 ], "Z": [ 243 ] } }, "act_wr_en_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 192 ], "D": [ 245 ], "Z": [ 244 ] } }, "activation_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 247 ], "D": [ 248 ], "Z": [ 249 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 250 ], "A1": [ 251 ], "B0": [ 252 ], "B1": [ 253 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 254 ], "COUT": [ 255 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 256 ], "S1": [ 257 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 258 ], "A1": [ "0" ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 259 ], "COUT": [ 260 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 261 ], "S1": [ 262 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 263 ], "A1": [ 264 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 265 ], "COUT": [ 259 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 266 ], "S1": [ 267 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 268 ], "A1": [ 269 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 270 ], "COUT": [ 265 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 271 ], "S1": [ 272 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 273 ], "A1": [ 274 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 275 ], "COUT": [ 270 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 276 ], "S1": [ 277 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 278 ], "A1": [ 279 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 280 ], "COUT": [ 275 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 281 ], "S1": [ 282 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 283 ], "A1": [ 284 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 285 ], "COUT": [ 280 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 286 ], "S1": [ 287 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 288 ], "A1": [ 289 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 290 ], "COUT": [ 285 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 291 ], "S1": [ 292 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 293 ], "A1": [ 294 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 295 ], "COUT": [ 290 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 296 ], "S1": [ 297 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 298 ], "A1": [ 299 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 300 ], "COUT": [ 295 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 301 ], "S1": [ 302 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 303 ], "A1": [ 304 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 305 ], "COUT": [ 300 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 306 ], "S1": [ 307 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 308 ], "A1": [ 309 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 310 ], "COUT": [ 305 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 311 ], "S1": [ 312 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 313 ], "A1": [ 314 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 315 ], "COUT": [ 310 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 316 ], "S1": [ 317 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 257 ], "A1": [ 318 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 315 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 319 ], "S1": [ 320 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 321 ], "A1": [ 322 ], "B0": [ 323 ], "B1": [ 324 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 325 ], "COUT": [ 254 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 326 ], "S1": [ 327 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 328 ], "A1": [ 329 ], "B0": [ 330 ], "B1": [ 331 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 332 ], "COUT": [ 325 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 333 ], "S1": [ 334 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 335 ], "A1": [ 336 ], "B0": [ 337 ], "B1": [ 338 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 332 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 339 ], "S1": [ 340 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 326 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 341 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 342 ], "BLUT": [ 341 ], "C0": [ 343 ], "Z": [ 344 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 342 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 249 ], "D": [ 258 ], "Z": [ 345 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 346 ], "BLUT": [ 347 ], "C0": [ 343 ], "Z": [ 348 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 349 ], "BLUT": [ 350 ], "C0": [ 343 ], "Z": [ 351 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 349 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 340 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 350 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 352 ], "BLUT": [ 353 ], "C0": [ 343 ], "Z": [ 354 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 352 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 333 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 353 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 355 ], "BLUT": [ 356 ], "C0": [ 343 ], "Z": [ 357 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 355 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 334 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 356 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 358 ], "BLUT": [ 359 ], "C0": [ 343 ], "Z": [ 360 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 358 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 327 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 359 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 361 ], "BLUT": [ 362 ], "C0": [ 343 ], "Z": [ 363 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 361 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 256 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 362 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 346 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 339 ], "C": [ 261 ], "D": [ 258 ], "Z": [ 347 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 364 ], "B1": [ 365 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 255 ], "COUT": [ 366 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 318 ], "S1": [ 313 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 367 ], "B1": [ 368 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 366 ], "COUT": [ 369 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 314 ], "S1": [ 308 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 370 ], "B1": [ 371 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 369 ], "COUT": [ 372 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 309 ], "S1": [ 303 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 373 ], "B1": [ 374 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 372 ], "COUT": [ 375 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 304 ], "S1": [ 298 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 376 ], "B1": [ 377 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 375 ], "COUT": [ 378 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 299 ], "S1": [ 293 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 379 ], "A1": [ 380 ], "B0": [ 381 ], "B1": [ 382 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 383 ], "COUT": [ 384 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 376 ], "S1": [ 377 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 385 ], "B": [ 386 ], "C": [ 387 ], "D": [ 388 ], "Z": [ 379 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 390 ], "C": [ 391 ], "D": [ 392 ], "Z": [ 380 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 393 ], "B": [ 394 ], "C": [ 395 ], "D": [ 396 ], "Z": [ 381 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 385 ], "B": [ 386 ], "C": [ 387 ], "D": [ 388 ], "Z": [ 382 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 397 ], "A1": [ 398 ], "B0": [ 399 ], "B1": [ 400 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 401 ], "COUT": [ 383 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 373 ], "S1": [ 374 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 402 ], "B": [ 403 ], "C": [ 404 ], "D": [ 405 ], "Z": [ 397 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 393 ], "B": [ 394 ], "C": [ 395 ], "D": [ 396 ], "Z": [ 398 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 406 ], "B": [ 407 ], "C": [ 408 ], "D": [ 409 ], "Z": [ 399 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111001001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 402 ], "B": [ 403 ], "C": [ 404 ], "D": [ 405 ], "Z": [ 400 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 410 ], "A1": [ 411 ], "B0": [ 412 ], "B1": [ 413 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 414 ], "COUT": [ 401 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 370 ], "S1": [ 371 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 415 ], "B": [ 416 ], "C": [ 417 ], "D": [ 418 ], "Z": [ 410 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 406 ], "B": [ 407 ], "C": [ 408 ], "D": [ 409 ], "Z": [ 411 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 419 ], "B": [ 420 ], "C": [ 421 ], "D": [ 422 ], "Z": [ 412 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 415 ], "B": [ 416 ], "C": [ 417 ], "D": [ 418 ], "Z": [ 413 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 423 ], "A1": [ 424 ], "B0": [ 425 ], "B1": [ 426 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 427 ], "COUT": [ 414 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 367 ], "S1": [ 368 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 428 ], "B": [ 429 ], "C": [ 430 ], "D": [ 431 ], "Z": [ 423 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 419 ], "B": [ 420 ], "C": [ 421 ], "D": [ 422 ], "Z": [ 424 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 432 ], "B": [ 433 ], "C": [ 434 ], "D": [ 435 ], "Z": [ 425 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 428 ], "B": [ 429 ], "C": [ 430 ], "D": [ 431 ], "Z": [ 426 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 436 ], "A1": [ 437 ], "B0": [ 438 ], "B1": [ 439 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 440 ], "COUT": [ 427 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 364 ], "S1": [ 365 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 441 ], "D1": [ 442 ], "SD": [ 443 ], "Z": [ 436 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 444 ], "BLUT": [ 445 ], "C0": [ 446 ], "Z": [ 441 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 447 ], "D": [ 448 ], "Z": [ 444 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 447 ], "B": [ 448 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 445 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 451 ], "BLUT": [ 452 ], "C0": [ 446 ], "Z": [ 442 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 447 ], "D": [ 448 ], "Z": [ 451 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 447 ], "B": [ 448 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 452 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 432 ], "B": [ 433 ], "C": [ 434 ], "D": [ 435 ], "Z": [ 437 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 453 ], "D1": [ 454 ], "SD": [ 455 ], "Z": [ 438 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 456 ], "BLUT": [ 457 ], "C0": [ 458 ], "Z": [ 453 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 456 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 459 ], "B": [ 449 ], "C": [ 460 ], "D": [ 450 ], "Z": [ 457 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 461 ], "BLUT": [ 462 ], "C0": [ 458 ], "Z": [ 454 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 461 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 462 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 463 ], "D1": [ 464 ], "SD": [ 443 ], "Z": [ 439 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 465 ], "BLUT": [ 466 ], "C0": [ 446 ], "Z": [ 463 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 447 ], "D": [ 448 ], "Z": [ 465 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 447 ], "B": [ 448 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 466 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 467 ], "BLUT": [ 468 ], "C0": [ 446 ], "Z": [ 464 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 447 ], "D": [ 448 ], "Z": [ 467 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 447 ], "B": [ 448 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 468 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 469 ], "A1": [ 470 ], "B0": [ 471 ], "B1": [ 472 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 473 ], "COUT": [ 440 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 252 ], "S1": [ 253 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 474 ], "D1": [ 475 ], "SD": [ 476 ], "Z": [ 469 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 477 ], "BLUT": [ 478 ], "C0": [ 479 ], "Z": [ 474 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 477 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 480 ], "B": [ 460 ], "C": [ 481 ], "D": [ 458 ], "Z": [ 478 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 482 ], "BLUT": [ 483 ], "C0": [ 479 ], "Z": [ 475 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 482 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 483 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 484 ], "D1": [ 485 ], "SD": [ 455 ], "Z": [ 470 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 486 ], "BLUT": [ 487 ], "C0": [ 458 ], "Z": [ 484 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 486 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 459 ], "B": [ 449 ], "C": [ 460 ], "D": [ 450 ], "Z": [ 487 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 488 ], "BLUT": [ 489 ], "C0": [ 458 ], "Z": [ 485 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 488 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 449 ], "D": [ 450 ], "Z": [ 489 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 490 ], "D1": [ 491 ], "SD": [ 492 ], "Z": [ 471 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 493 ], "BLUT": [ 494 ], "C0": [ 495 ], "Z": [ 490 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 493 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 496 ], "B": [ 481 ], "C": [ 497 ], "D": [ 479 ], "Z": [ 494 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 498 ], "BLUT": [ 499 ], "C0": [ 495 ], "Z": [ 491 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 498 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 499 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 500 ], "D1": [ 501 ], "SD": [ 476 ], "Z": [ 472 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 502 ], "BLUT": [ 503 ], "C0": [ 479 ], "Z": [ 500 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 502 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 480 ], "B": [ 460 ], "C": [ 481 ], "D": [ 458 ], "Z": [ 503 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 504 ], "BLUT": [ 505 ], "C0": [ 479 ], "Z": [ 501 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 504 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 480 ], "C": [ 460 ], "D": [ 458 ], "Z": [ 505 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 506 ], "A1": [ 507 ], "B0": [ 508 ], "B1": [ 509 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 510 ], "COUT": [ 473 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 323 ], "S1": [ 324 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 511 ], "D1": [ 512 ], "SD": [ 513 ], "Z": [ 506 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 514 ], "BLUT": [ 515 ], "C0": [ 516 ], "Z": [ 511 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 514 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 517 ], "B": [ 518 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 515 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 519 ], "BLUT": [ 520 ], "C0": [ 516 ], "Z": [ 512 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 519 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 520 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 521 ], "D1": [ 522 ], "SD": [ 492 ], "Z": [ 507 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 523 ], "BLUT": [ 524 ], "C0": [ 495 ], "Z": [ 521 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 523 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 496 ], "B": [ 481 ], "C": [ 497 ], "D": [ 479 ], "Z": [ 524 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 525 ], "BLUT": [ 526 ], "C0": [ 495 ], "Z": [ 522 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 525 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 496 ], "C": [ 481 ], "D": [ 479 ], "Z": [ 526 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 527 ], "D1": [ 528 ], "SD": [ 529 ], "Z": [ 508 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 530 ], "BLUT": [ 531 ], "C0": [ 532 ], "Z": [ 527 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 530 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 533 ], "B": [ 518 ], "C": [ 534 ], "D": [ 516 ], "Z": [ 531 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 535 ], "BLUT": [ 536 ], "C0": [ 532 ], "Z": [ 528 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 535 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 536 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 537 ], "D1": [ 538 ], "SD": [ 513 ], "Z": [ 509 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 539 ], "BLUT": [ 540 ], "C0": [ 516 ], "Z": [ 537 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 539 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101110110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 517 ], "B": [ 518 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 540 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 541 ], "BLUT": [ 542 ], "C0": [ 516 ], "Z": [ 538 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 541 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 517 ], "C": [ 497 ], "D": [ 495 ], "Z": [ 542 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 543 ], "A1": [ 544 ], "B0": [ 545 ], "B1": [ 546 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 547 ], "COUT": [ 510 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 330 ], "S1": [ 331 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 548 ], "D1": [ 549 ], "SD": [ 532 ], "Z": [ 543 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 550 ], "BLUT": [ 551 ], "C0": [ 552 ], "Z": [ 548 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 553 ], "C": [ 534 ], "D": [ 554 ], "Z": [ 550 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 534 ], "C": [ 554 ], "D": [ 555 ], "Z": [ 551 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 556 ], "BLUT": [ 557 ], "C0": [ 552 ], "Z": [ 549 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 553 ], "C": [ 534 ], "D": [ 554 ], "Z": [ 556 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 534 ], "C": [ 554 ], "D": [ 555 ], "Z": [ 557 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 558 ], "D1": [ 559 ], "SD": [ 529 ], "Z": [ 544 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 560 ], "BLUT": [ 561 ], "C0": [ 532 ], "Z": [ 558 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 560 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 533 ], "B": [ 518 ], "C": [ 534 ], "D": [ 516 ], "Z": [ 561 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 562 ], "BLUT": [ 563 ], "C0": [ 532 ], "Z": [ 559 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 562 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 533 ], "C": [ 518 ], "D": [ 516 ], "Z": [ 563 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 564 ], "C": [ 555 ], "D": [ 552 ], "Z": [ 545 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 564 ], "C": [ 555 ], "D": [ 552 ], "Z": [ 338 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 565 ], "BLUT": [ 566 ], "C0": [ 567 ], "Z": [ 564 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 568 ], "B": [ 569 ], "C": [ 570 ], "D": [ 571 ], "Z": [ 565 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 568 ], "B": [ 569 ], "C": [ 570 ], "D": [ 571 ], "Z": [ 566 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 568 ], "B": [ 569 ], "C": [ 570 ], "D": [ 571 ], "Z": [ 572 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 573 ], "BLUT": [ 572 ], "C0": [ 567 ], "Z": [ 337 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 568 ], "B": [ 569 ], "C": [ 570 ], "D": [ 571 ], "Z": [ 573 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 574 ], "B": [ 575 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 578 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 579 ], "C": [ 580 ], "D": [ 581 ], "Z": [ 571 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 582 ], "D1": [ 583 ], "SD": [ 584 ], "Z": [ 585 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 586 ], "D1": [ 587 ], "SD": [ 570 ], "Z": [ 582 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 588 ], "BLUT": [ 589 ], "C0": [ 569 ], "Z": [ 586 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 590 ], "B": [ 591 ], "C": [ 592 ], "D": [ 568 ], "Z": [ 588 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 590 ], "C": [ 591 ], "D": [ 592 ], "Z": [ 589 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 593 ], "BLUT": [ 594 ], "C0": [ 569 ], "Z": [ 587 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 593 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 590 ], "B": [ 591 ], "C": [ 592 ], "D": [ 568 ], "Z": [ 594 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 595 ], "D1": [ 596 ], "SD": [ 570 ], "Z": [ 583 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 597 ], "BLUT": [ 598 ], "C0": [ 569 ], "Z": [ 595 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 590 ], "B": [ 591 ], "C": [ 592 ], "D": [ 568 ], "Z": [ 597 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 598 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 599 ], "BLUT": [ 600 ], "C0": [ 569 ], "Z": [ 596 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 590 ], "C": [ 591 ], "D": [ 592 ], "Z": [ 599 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 590 ], "B": [ 591 ], "C": [ 592 ], "D": [ 568 ], "Z": [ 600 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 601 ], "B": [ 602 ], "C": [ 603 ], "D": [ 585 ], "Z": [ 532 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 604 ], "D1": [ 605 ], "SD": [ 601 ], "Z": [ 606 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 607 ], "D1": [ 608 ], "SD": [ 592 ], "Z": [ 604 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 609 ], "BLUT": [ 610 ], "C0": [ 591 ], "Z": [ 607 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 611 ], "B": [ 612 ], "C": [ 613 ], "D": [ 590 ], "Z": [ 609 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 611 ], "C": [ 612 ], "D": [ 613 ], "Z": [ 610 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 614 ], "BLUT": [ 615 ], "C0": [ 591 ], "Z": [ 608 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 614 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 611 ], "B": [ 612 ], "C": [ 613 ], "D": [ 590 ], "Z": [ 615 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 616 ], "D1": [ 617 ], "SD": [ 592 ], "Z": [ 605 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 618 ], "BLUT": [ 619 ], "C0": [ 591 ], "Z": [ 616 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 611 ], "B": [ 612 ], "C": [ 613 ], "D": [ 590 ], "Z": [ 618 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 619 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 620 ], "BLUT": [ 621 ], "C0": [ 591 ], "Z": [ 617 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 611 ], "C": [ 612 ], "D": [ 613 ], "Z": [ 620 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 611 ], "B": [ 612 ], "C": [ 613 ], "D": [ 590 ], "Z": [ 621 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 622 ], "B": [ 623 ], "C": [ 624 ], "D": [ 606 ], "Z": [ 516 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 625 ], "D1": [ 626 ], "SD": [ 622 ], "Z": [ 627 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 628 ], "D1": [ 629 ], "SD": [ 613 ], "Z": [ 625 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 630 ], "BLUT": [ 631 ], "C0": [ 612 ], "Z": [ 628 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 632 ], "B": [ 633 ], "C": [ 634 ], "D": [ 611 ], "Z": [ 630 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 632 ], "C": [ 633 ], "D": [ 634 ], "Z": [ 631 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 635 ], "BLUT": [ 636 ], "C0": [ 612 ], "Z": [ 629 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 635 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 632 ], "B": [ 633 ], "C": [ 634 ], "D": [ 611 ], "Z": [ 636 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 637 ], "D1": [ 638 ], "SD": [ 613 ], "Z": [ 626 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 639 ], "BLUT": [ 640 ], "C0": [ 612 ], "Z": [ 637 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 632 ], "B": [ 633 ], "C": [ 634 ], "D": [ 611 ], "Z": [ 639 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 640 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 641 ], "BLUT": [ 642 ], "C0": [ 612 ], "Z": [ 638 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 632 ], "C": [ 633 ], "D": [ 634 ], "Z": [ 641 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 632 ], "B": [ 633 ], "C": [ 634 ], "D": [ 611 ], "Z": [ 642 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 643 ], "B": [ 644 ], "C": [ 645 ], "D": [ 627 ], "Z": [ 495 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 646 ], "D1": [ 647 ], "SD": [ 643 ], "Z": [ 648 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 649 ], "D1": [ 650 ], "SD": [ 634 ], "Z": [ 646 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 651 ], "BLUT": [ 652 ], "C0": [ 633 ], "Z": [ 649 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 653 ], "B": [ 654 ], "C": [ 655 ], "D": [ 632 ], "Z": [ 651 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 653 ], "C": [ 654 ], "D": [ 655 ], "Z": [ 652 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 656 ], "BLUT": [ 657 ], "C0": [ 633 ], "Z": [ 650 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 656 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 653 ], "B": [ 654 ], "C": [ 655 ], "D": [ 632 ], "Z": [ 657 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 658 ], "D1": [ 659 ], "SD": [ 634 ], "Z": [ 647 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 660 ], "BLUT": [ 661 ], "C0": [ 633 ], "Z": [ 658 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 653 ], "B": [ 654 ], "C": [ 655 ], "D": [ 632 ], "Z": [ 660 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 661 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 662 ], "BLUT": [ 663 ], "C0": [ 633 ], "Z": [ 659 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 653 ], "C": [ 654 ], "D": [ 655 ], "Z": [ 662 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 653 ], "B": [ 654 ], "C": [ 655 ], "D": [ 632 ], "Z": [ 663 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 664 ], "B": [ 665 ], "C": [ 666 ], "D": [ 648 ], "Z": [ 479 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 667 ], "D1": [ 668 ], "SD": [ 664 ], "Z": [ 669 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 670 ], "D1": [ 671 ], "SD": [ 655 ], "Z": [ 667 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 672 ], "BLUT": [ 673 ], "C0": [ 654 ], "Z": [ 670 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 675 ], "C": [ 676 ], "D": [ 653 ], "Z": [ 672 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 674 ], "C": [ 675 ], "D": [ 676 ], "Z": [ 673 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 677 ], "BLUT": [ 678 ], "C0": [ 654 ], "Z": [ 671 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 677 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 675 ], "C": [ 676 ], "D": [ 653 ], "Z": [ 678 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 679 ], "D1": [ 680 ], "SD": [ 655 ], "Z": [ 668 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 681 ], "BLUT": [ 682 ], "C0": [ 654 ], "Z": [ 679 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 675 ], "C": [ 676 ], "D": [ 653 ], "Z": [ 681 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 682 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 683 ], "BLUT": [ 684 ], "C0": [ 654 ], "Z": [ 680 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 674 ], "C": [ 675 ], "D": [ 676 ], "Z": [ 683 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 675 ], "C": [ 676 ], "D": [ 653 ], "Z": [ 684 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 685 ], "B": [ 686 ], "C": [ 687 ], "D": [ 669 ], "Z": [ 458 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 688 ], "D1": [ 689 ], "SD": [ 685 ], "Z": [ 690 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 691 ], "D1": [ 692 ], "SD": [ 676 ], "Z": [ 688 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 693 ], "BLUT": [ 694 ], "C0": [ 675 ], "Z": [ 691 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 695 ], "B": [ 696 ], "C": [ 697 ], "D": [ 674 ], "Z": [ 693 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 695 ], "C": [ 696 ], "D": [ 697 ], "Z": [ 694 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 698 ], "BLUT": [ 699 ], "C0": [ 675 ], "Z": [ 692 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 698 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 695 ], "B": [ 696 ], "C": [ 697 ], "D": [ 674 ], "Z": [ 699 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 700 ], "D1": [ 701 ], "SD": [ 676 ], "Z": [ 689 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 702 ], "BLUT": [ 703 ], "C0": [ 675 ], "Z": [ 700 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 695 ], "B": [ 696 ], "C": [ 697 ], "D": [ 674 ], "Z": [ 702 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 703 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 704 ], "BLUT": [ 705 ], "C0": [ 675 ], "Z": [ 701 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 695 ], "C": [ 696 ], "D": [ 697 ], "Z": [ 704 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 695 ], "B": [ 696 ], "C": [ 697 ], "D": [ 674 ], "Z": [ 705 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 706 ], "C": [ 707 ], "D": [ 708 ], "Z": [ 709 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 695 ], "C": [ 696 ], "D": [ 697 ], "Z": [ 710 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 711 ], "C": [ 712 ], "D": [ 713 ], "Z": [ 714 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 715 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 685 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 718 ], "C": [ 719 ], "D": [ 720 ], "Z": [ 459 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 718 ], "C": [ 719 ], "D": [ 720 ], "Z": [ 460 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 685 ], "B": [ 686 ], "C": [ 687 ], "D": [ 669 ], "Z": [ 455 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 721 ], "C": [ 722 ], "D": [ 723 ], "Z": [ 719 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 724 ], "C": [ 725 ], "D": [ 726 ], "Z": [ 720 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 727 ], "C": [ 728 ], "D": [ 729 ], "Z": [ 718 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 674 ], "C": [ 675 ], "D": [ 676 ], "Z": [ 686 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 695 ], "C": [ 696 ], "D": [ 697 ], "Z": [ 687 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 724 ], "C": [ 725 ], "D": [ 726 ], "Z": [ 664 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 730 ], "C": [ 731 ], "D": [ 732 ], "Z": [ 480 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 730 ], "C": [ 731 ], "D": [ 732 ], "Z": [ 481 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 664 ], "B": [ 665 ], "C": [ 666 ], "D": [ 648 ], "Z": [ 476 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 733 ], "C": [ 734 ], "D": [ 735 ], "Z": [ 730 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 727 ], "C": [ 728 ], "D": [ 729 ], "Z": [ 731 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 736 ], "C": [ 737 ], "D": [ 738 ], "Z": [ 732 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 653 ], "C": [ 654 ], "D": [ 655 ], "Z": [ 665 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 674 ], "C": [ 675 ], "D": [ 676 ], "Z": [ 666 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 736 ], "C": [ 737 ], "D": [ 738 ], "Z": [ 643 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 739 ], "C": [ 740 ], "D": [ 741 ], "Z": [ 496 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 643 ], "B": [ 644 ], "C": [ 645 ], "D": [ 627 ], "Z": [ 492 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 739 ], "C": [ 740 ], "D": [ 741 ], "Z": [ 497 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 733 ], "C": [ 734 ], "D": [ 735 ], "Z": [ 740 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 742 ], "C": [ 743 ], "D": [ 744 ], "Z": [ 739 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 745 ], "C": [ 746 ], "D": [ 747 ], "Z": [ 741 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 632 ], "C": [ 633 ], "D": [ 634 ], "Z": [ 644 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 653 ], "C": [ 654 ], "D": [ 655 ], "Z": [ 645 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 745 ], "C": [ 746 ], "D": [ 747 ], "Z": [ 622 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 622 ], "B": [ 623 ], "C": [ 624 ], "D": [ 606 ], "Z": [ 513 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 748 ], "BLUT": [ 749 ], "C0": [ 750 ], "Z": [ 518 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 751 ], "BLUT": [ 752 ], "C0": [ 750 ], "Z": [ 517 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 753 ], "B": [ 754 ], "C": [ 755 ], "D": [ 756 ], "Z": [ 751 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 753 ], "B": [ 754 ], "C": [ 755 ], "D": [ 756 ], "Z": [ 752 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 753 ], "B": [ 754 ], "C": [ 755 ], "D": [ 756 ], "Z": [ 748 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001011111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 753 ], "B": [ 754 ], "C": [ 755 ], "D": [ 756 ], "Z": [ 749 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 742 ], "C": [ 743 ], "D": [ 744 ], "Z": [ 750 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 757 ], "C": [ 758 ], "D": [ 759 ], "Z": [ 756 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 632 ], "C": [ 633 ], "D": [ 634 ], "Z": [ 624 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 611 ], "C": [ 612 ], "D": [ 613 ], "Z": [ 623 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 753 ], "C": [ 754 ], "D": [ 755 ], "Z": [ 601 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 532 ], "D": [ 585 ], "Z": [ 529 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 760 ], "BLUT": [ 761 ], "C0": [ 762 ], "Z": [ 534 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 763 ], "BLUT": [ 764 ], "C0": [ 762 ], "Z": [ 533 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 765 ], "B": [ 766 ], "C": [ 767 ], "D": [ 768 ], "Z": [ 763 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 765 ], "B": [ 766 ], "C": [ 767 ], "D": [ 768 ], "Z": [ 764 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 765 ], "B": [ 766 ], "C": [ 767 ], "D": [ 768 ], "Z": [ 760 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001011111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 765 ], "B": [ 766 ], "C": [ 767 ], "D": [ 768 ], "Z": [ 761 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 769 ], "C": [ 770 ], "D": [ 771 ], "Z": [ 768 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 757 ], "C": [ 758 ], "D": [ 759 ], "Z": [ 762 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 611 ], "C": [ 612 ], "D": [ 613 ], "Z": [ 603 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 590 ], "C": [ 591 ], "D": [ 592 ], "Z": [ 602 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 772 ], "C": [ 584 ], "D": [ 773 ], "Z": [ 553 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 773 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 774 ], "D1": [ 775 ], "SD": [ 567 ], "Z": [ 552 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 776 ], "D1": [ 777 ], "SD": [ 584 ], "Z": [ 774 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 778 ], "BLUT": [ 779 ], "C0": [ 772 ], "Z": [ 776 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001010101010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 778 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110101010101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 779 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 780 ], "BLUT": [ 781 ], "C0": [ 772 ], "Z": [ 777 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110101010101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 780 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001010101010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 781 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 782 ], "D1": [ 783 ], "SD": [ 584 ], "Z": [ 775 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 784 ], "BLUT": [ 785 ], "C0": [ 772 ], "Z": [ 782 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101011001101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 784 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010100110010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 785 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 786 ], "BLUT": [ 787 ], "C0": [ 772 ], "Z": [ 783 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010100110010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 786 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101011001101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 591 ], "B": [ 568 ], "C": [ 569 ], "D": [ 570 ], "Z": [ 787 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 770 ], "B": [ 788 ], "C": [ 789 ], "D": [ 790 ], "Z": [ 554 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 770 ], "B": [ 788 ], "C": [ 789 ], "D": [ 790 ], "Z": [ 555 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 791 ], "C": [ 792 ], "D": [ 793 ], "Z": [ 790 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 769 ], "D": [ 771 ], "Z": [ 788 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 579 ], "C": [ 580 ], "D": [ 581 ], "Z": [ 789 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 590 ], "D": [ 592 ], "Z": [ 772 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 791 ], "C": [ 792 ], "D": [ 793 ], "Z": [ 567 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 765 ], "C": [ 766 ], "D": [ 767 ], "Z": [ 584 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000111010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 543 ], "B": [ 534 ], "C": [ 554 ], "D": [ 532 ], "Z": [ 546 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 337 ], "A1": [ 338 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 547 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 794 ], "S1": [ 795 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 252 ], "D": [ 256 ], "Z": [ 796 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 797 ], "D": [ 264 ], "Z": [ 798 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 799 ], "D": [ 258 ], "Z": [ 800 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 376 ], "D": [ 299 ], "Z": [ 801 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 364 ], "D": [ 318 ], "Z": [ 802 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 377 ], "D": [ 293 ], "Z": [ 803 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 253 ], "D": [ 257 ], "Z": [ 804 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 368 ], "D": [ 308 ], "Z": [ 805 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 371 ], "D": [ 303 ], "Z": [ 806 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 807 ], "D": [ 294 ], "Z": [ 808 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 370 ], "D": [ 309 ], "Z": [ 809 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 374 ], "D": [ 298 ], "Z": [ 810 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 811 ], "D": [ 288 ], "Z": [ 812 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 338 ], "D": [ 340 ], "Z": [ 813 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 814 ], "D": [ 289 ], "Z": [ 815 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 816 ], "D": [ 283 ], "Z": [ 817 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 818 ], "D": [ 284 ], "Z": [ 819 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 820 ], "D": [ 278 ], "Z": [ 821 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 822 ], "D": [ 279 ], "Z": [ 823 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 824 ], "D": [ 273 ], "Z": [ 825 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 826 ], "D": [ 274 ], "Z": [ 827 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 828 ], "D": [ 268 ], "Z": [ 829 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 830 ], "D": [ 269 ], "Z": [ 831 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 832 ], "D": [ 263 ], "Z": [ 833 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 365 ], "D": [ 313 ], "Z": [ 834 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 323 ], "D": [ 326 ], "Z": [ 835 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 373 ], "D": [ 304 ], "Z": [ 836 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 330 ], "D": [ 333 ], "Z": [ 837 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 331 ], "D": [ 334 ], "Z": [ 838 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 337 ], "D": [ 339 ], "Z": [ 839 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 367 ], "D": [ 314 ], "Z": [ 840 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 324 ], "D": [ 327 ], "Z": [ 841 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 797 ], "B1": [ 799 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 842 ], "COUT": [ 843 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 264 ], "S1": [ 258 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 830 ], "B1": [ 832 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 844 ], "COUT": [ 842 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 269 ], "S1": [ 263 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 826 ], "B1": [ 828 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 845 ], "COUT": [ 844 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 274 ], "S1": [ 268 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 822 ], "B1": [ 824 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 846 ], "COUT": [ 845 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 279 ], "S1": [ 273 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 818 ], "B1": [ 820 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 847 ], "COUT": [ 846 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 284 ], "S1": [ 278 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 814 ], "B1": [ 816 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 848 ], "COUT": [ 847 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 289 ], "S1": [ 283 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 251 ], "A1": [ 251 ], "B0": [ 807 ], "B1": [ 811 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 378 ], "COUT": [ 848 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 294 ], "S1": [ 288 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 849 ], "A1": [ 850 ], "B0": [ 851 ], "B1": [ 852 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 384 ], "COUT": [ 853 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 807 ], "S1": [ 811 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 854 ], "C": [ 855 ], "D": [ 856 ], "Z": [ 849 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 857 ], "C": [ 858 ], "D": [ 859 ], "Z": [ 850 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 390 ], "C": [ 391 ], "D": [ 392 ], "Z": [ 851 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 854 ], "C": [ 855 ], "D": [ 856 ], "Z": [ 852 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 860 ], "A1": [ 861 ], "B0": [ 862 ], "B1": [ 863 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 853 ], "COUT": [ 864 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 814 ], "S1": [ 816 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 865 ], "C": [ 866 ], "D": [ 867 ], "Z": [ 860 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 868 ], "C": [ 869 ], "D": [ 870 ], "Z": [ 861 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 857 ], "C": [ 858 ], "D": [ 859 ], "Z": [ 862 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 865 ], "C": [ 866 ], "D": [ 867 ], "Z": [ 863 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 871 ], "A1": [ 872 ], "B0": [ 873 ], "B1": [ 874 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 864 ], "COUT": [ 875 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 818 ], "S1": [ 820 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 876 ], "C": [ 877 ], "D": [ 878 ], "Z": [ 871 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 879 ], "C": [ 880 ], "D": [ 881 ], "Z": [ 872 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 868 ], "C": [ 869 ], "D": [ 870 ], "Z": [ 873 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 876 ], "C": [ 877 ], "D": [ 878 ], "Z": [ 874 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 882 ], "A1": [ 883 ], "B0": [ 884 ], "B1": [ 885 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 875 ], "COUT": [ 886 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 822 ], "S1": [ 824 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 887 ], "C": [ 888 ], "D": [ 889 ], "Z": [ 882 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 890 ], "C": [ 891 ], "D": [ 892 ], "Z": [ 883 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 879 ], "C": [ 880 ], "D": [ 881 ], "Z": [ 884 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 887 ], "C": [ 888 ], "D": [ 889 ], "Z": [ 885 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 893 ], "A1": [ 894 ], "B0": [ 895 ], "B1": [ 896 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 886 ], "COUT": [ 897 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 826 ], "S1": [ 828 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 898 ], "C": [ 899 ], "D": [ 900 ], "Z": [ 893 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 901 ], "C": [ 902 ], "D": [ 903 ], "Z": [ 894 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 890 ], "C": [ 891 ], "D": [ 892 ], "Z": [ 895 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 898 ], "C": [ 899 ], "D": [ 900 ], "Z": [ 896 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 904 ], "A1": [ 905 ], "B0": [ 906 ], "B1": [ 907 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 897 ], "COUT": [ 908 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 830 ], "S1": [ 832 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 909 ], "C": [ 910 ], "D": [ 911 ], "Z": [ 904 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 912 ], "C": [ 913 ], "D": [ 914 ], "Z": [ 905 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 901 ], "C": [ 902 ], "D": [ 903 ], "Z": [ 906 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 909 ], "C": [ 910 ], "D": [ 911 ], "Z": [ 907 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 915 ], "A1": [ 916 ], "B0": [ 917 ], "B1": [ 918 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 908 ], "COUT": [ 919 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 797 ], "S1": [ 799 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 920 ], "C": [ 921 ], "D": [ 922 ], "Z": [ 915 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 923 ], "B": [ 924 ], "C": [ 925 ], "D": [ 926 ], "Z": [ 916 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 927 ], "C": [ 928 ], "D": [ 929 ], "Z": [ 924 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 923 ], "C": [ 924 ], "D": [ 925 ], "Z": [ 921 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 930 ], "B": [ 931 ], "C": [ 932 ], "D": [ 924 ], "Z": [ 920 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 913 ], "Z": [ 922 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 930 ], "B": [ 931 ], "C": [ 932 ], "D": [ 924 ], "Z": [ 913 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 910 ], "Z": [ 914 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 934 ], "B": [ 931 ], "C": [ 935 ], "D": [ 924 ], "Z": [ 912 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 934 ], "B": [ 931 ], "C": [ 935 ], "D": [ 924 ], "Z": [ 910 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 902 ], "Z": [ 911 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 936 ], "B": [ 931 ], "C": [ 937 ], "D": [ 924 ], "Z": [ 909 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 936 ], "B": [ 931 ], "C": [ 937 ], "D": [ 924 ], "Z": [ 902 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 899 ], "Z": [ 903 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 938 ], "B": [ 931 ], "C": [ 939 ], "D": [ 924 ], "Z": [ 901 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 938 ], "B": [ 931 ], "C": [ 939 ], "D": [ 924 ], "Z": [ 899 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 940 ], "B": [ 931 ], "C": [ 941 ], "D": [ 924 ], "Z": [ 898 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 891 ], "Z": [ 900 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 940 ], "B": [ 931 ], "C": [ 941 ], "D": [ 924 ], "Z": [ 891 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 942 ], "B": [ 931 ], "C": [ 943 ], "D": [ 924 ], "Z": [ 890 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 888 ], "Z": [ 892 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 942 ], "B": [ 931 ], "C": [ 943 ], "D": [ 924 ], "Z": [ 888 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 944 ], "B": [ 931 ], "C": [ 945 ], "D": [ 924 ], "Z": [ 887 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 880 ], "Z": [ 889 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 944 ], "B": [ 931 ], "C": [ 945 ], "D": [ 924 ], "Z": [ 880 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 946 ], "B": [ 931 ], "C": [ 947 ], "D": [ 924 ], "Z": [ 879 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 947 ], "B": [ 389 ], "C": [ 933 ], "D": [ 948 ], "Z": [ 881 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 947 ], "C": [ 389 ], "D": [ 948 ], "Z": [ 877 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 949 ], "B": [ 931 ], "C": [ 950 ], "D": [ 924 ], "Z": [ 876 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 950 ], "B": [ 389 ], "C": [ 933 ], "D": [ 951 ], "Z": [ 878 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 950 ], "C": [ 389 ], "D": [ 951 ], "Z": [ 869 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 952 ], "B": [ 389 ], "C": [ 933 ], "D": [ 953 ], "Z": [ 870 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 954 ], "B": [ 931 ], "C": [ 952 ], "D": [ 924 ], "Z": [ 868 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 952 ], "C": [ 389 ], "D": [ 953 ], "Z": [ 866 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 955 ], "B": [ 389 ], "C": [ 933 ], "D": [ 956 ], "Z": [ 867 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 957 ], "B": [ 931 ], "C": [ 955 ], "D": [ 924 ], "Z": [ 865 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 955 ], "C": [ 389 ], "D": [ 956 ], "Z": [ 858 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 958 ], "B": [ 389 ], "C": [ 933 ], "D": [ 959 ], "Z": [ 859 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 960 ], "B": [ 931 ], "C": [ 958 ], "D": [ 924 ], "Z": [ 857 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 958 ], "C": [ 389 ], "D": [ 959 ], "Z": [ 855 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 933 ], "D": [ 391 ], "Z": [ 856 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 961 ], "B": [ 931 ], "C": [ 962 ], "D": [ 924 ], "Z": [ 854 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 961 ], "B": [ 931 ], "C": [ 962 ], "D": [ 924 ], "Z": [ 391 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 963 ], "C": [ 386 ], "D": [ 964 ], "Z": [ 392 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 965 ], "B": [ 966 ], "C": [ 967 ], "D": [ 968 ], "Z": [ 389 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 969 ], "B": [ 931 ], "C": [ 970 ], "D": [ 924 ], "Z": [ 390 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 969 ], "B": [ 931 ], "C": [ 970 ], "D": [ 924 ], "Z": [ 386 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100110010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 971 ], "B": [ 931 ], "C": [ 972 ], "D": [ 973 ], "Z": [ 385 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100110110001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 968 ], "B": [ 974 ], "C": [ 394 ], "D": [ 975 ], "Z": [ 388 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 963 ], "D": [ 964 ], "Z": [ 387 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 971 ], "Z": [ 970 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000101111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 965 ], "B": [ 966 ], "C": [ 967 ], "D": [ 968 ], "Z": [ 963 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 968 ], "C": [ 978 ], "D": [ 979 ], "Z": [ 964 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 978 ], "D": [ 979 ], "Z": [ 975 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 965 ], "B": [ 966 ], "C": [ 967 ], "D": [ 968 ], "Z": [ 933 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 927 ], "C": [ 928 ], "D": [ 929 ], "Z": [ 968 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 980 ], "BLUT": [ 981 ], "C0": [ 982 ], "Z": [ 974 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 983 ], "B": [ 984 ], "C": [ 985 ], "D": [ 986 ], "Z": [ 980 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 983 ], "B": [ 984 ], "C": [ 985 ], "D": [ 986 ], "Z": [ 981 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 986 ], "C": [ 987 ], "D": [ 988 ], "Z": [ 404 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110111100000110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 986 ], "B": [ 987 ], "C": [ 402 ], "D": [ 988 ], "Z": [ 396 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 971 ], "B": [ 931 ], "C": [ 972 ], "D": [ 973 ], "Z": [ 394 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 968 ], "C": [ 974 ], "D": [ 975 ], "Z": [ 395 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 989 ], "BLUT": [ 990 ], "C0": [ 991 ], "Z": [ 393 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 992 ], "B": [ 993 ], "C": [ 994 ], "D": [ 995 ], "Z": [ 989 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 992 ], "B": [ 993 ], "C": [ 994 ], "D": [ 995 ], "Z": [ 990 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 983 ], "B": [ 984 ], "C": [ 985 ], "D": [ 982 ], "Z": [ 987 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 996 ], "BLUT": [ 997 ], "C0": [ 998 ], "Z": [ 988 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 999 ], "B": [ 1000 ], "C": [ 1001 ], "D": [ 1002 ], "Z": [ 996 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 999 ], "B": [ 1000 ], "C": [ 1001 ], "D": [ 1002 ], "Z": [ 997 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000011110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1002 ], "B": [ 1003 ], "C": [ 1004 ], "D": [ 407 ], "Z": [ 405 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1005 ], "C": [ 1006 ], "D": [ 1007 ], "Z": [ 403 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1008 ], "C": [ 1009 ], "D": [ 1010 ], "Z": [ 1007 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1011 ], "C": [ 1012 ], "D": [ 1013 ], "Z": [ 1005 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1014 ], "C": [ 1015 ], "D": [ 1016 ], "Z": [ 1006 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 992 ], "C": [ 993 ], "D": [ 994 ], "Z": [ 1002 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_A_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1017 ], "C": [ 1018 ], "D": [ 1019 ], "Z": [ 998 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1002 ], "C": [ 1003 ], "D": [ 1004 ], "Z": [ 408 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1020 ], "C": [ 1021 ], "D": [ 1022 ], "Z": [ 406 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000011110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1023 ], "B": [ 1024 ], "C": [ 1025 ], "D": [ 416 ], "Z": [ 409 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1023 ], "C": [ 1024 ], "D": [ 1025 ], "Z": [ 417 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1020 ], "C": [ 1021 ], "D": [ 1022 ], "Z": [ 416 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110111100000110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1026 ], "B": [ 1027 ], "C": [ 420 ], "D": [ 1028 ], "Z": [ 418 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1026 ], "C": [ 1027 ], "D": [ 1028 ], "Z": [ 421 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100011011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1029 ], "B": [ 1030 ], "C": [ 1031 ], "D": [ 429 ], "Z": [ 422 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1032 ], "C": [ 1033 ], "D": [ 1034 ], "Z": [ 419 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1035 ], "C": [ 1036 ], "D": [ 1037 ], "Z": [ 1033 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1038 ], "C": [ 1039 ], "D": [ 1040 ], "Z": [ 1032 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1041 ], "C": [ 1042 ], "D": [ 1043 ], "Z": [ 1034 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1044 ], "C": [ 1045 ], "D": [ 1046 ], "Z": [ 420 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1029 ], "C": [ 1047 ], "D": [ 1048 ], "Z": [ 1028 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1049 ], "B": [ 1050 ], "C": [ 1051 ], "D": [ 1052 ], "Z": [ 1027 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1047 ], "D": [ 1048 ], "Z": [ 1031 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1053 ], "C": [ 1054 ], "D": [ 1055 ], "Z": [ 1029 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1056 ], "BLUT": [ 1057 ], "C0": [ 1058 ], "Z": [ 1030 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1059 ], "B": [ 1060 ], "C": [ 1061 ], "D": [ 1062 ], "Z": [ 1056 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1059 ], "B": [ 1060 ], "C": [ 1061 ], "D": [ 1062 ], "Z": [ 1057 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000011110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1062 ], "B": [ 1063 ], "C": [ 1064 ], "D": [ 433 ], "Z": [ 431 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1062 ], "C": [ 1063 ], "D": [ 1064 ], "Z": [ 434 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110111100000110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1065 ], "B": [ 1066 ], "C": [ 448 ], "D": [ 1067 ], "Z": [ 435 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1068 ], "C": [ 1069 ], "D": [ 1070 ], "Z": [ 433 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1071 ], "C": [ 1072 ], "D": [ 1073 ], "Z": [ 432 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 706 ], "C": [ 707 ], "D": [ 708 ], "Z": [ 1073 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1074 ], "C": [ 1075 ], "D": [ 1076 ], "Z": [ 1071 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1077 ], "C": [ 1078 ], "D": [ 1079 ], "Z": [ 1072 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1065 ], "C": [ 1066 ], "D": [ 1067 ], "Z": [ 443 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1071 ], "C": [ 1072 ], "D": [ 1073 ], "Z": [ 448 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1080 ], "C": [ 1081 ], "D": [ 1082 ], "Z": [ 449 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 715 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 1082 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 721 ], "C": [ 722 ], "D": [ 723 ], "Z": [ 1080 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1074 ], "C": [ 1075 ], "D": [ 1076 ], "Z": [ 1081 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1080 ], "C": [ 1081 ], "D": [ 1082 ], "Z": [ 447 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 709 ], "B": [ 710 ], "C": [ 714 ], "D": [ 690 ], "Z": [ 450 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 709 ], "B": [ 710 ], "C": [ 714 ], "D": [ 690 ], "Z": [ 446 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 709 ], "C": [ 710 ], "D": [ 714 ], "Z": [ 1067 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1083 ], "B": [ 1084 ], "C": [ 1085 ], "D": [ 1086 ], "Z": [ 1066 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1059 ], "B": [ 1060 ], "C": [ 1061 ], "D": [ 1058 ], "Z": [ 1063 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1087 ], "BLUT": [ 1088 ], "C0": [ 1086 ], "Z": [ 1064 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1083 ], "B": [ 1084 ], "C": [ 1085 ], "D": [ 1065 ], "Z": [ 1087 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1083 ], "B": [ 1084 ], "C": [ 1085 ], "D": [ 1065 ], "Z": [ 1088 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 711 ], "C": [ 712 ], "D": [ 713 ], "Z": [ 1086 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1089 ], "C": [ 1090 ], "D": [ 1091 ], "Z": [ 1065 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1032 ], "C": [ 1033 ], "D": [ 1034 ], "Z": [ 429 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1029 ], "C": [ 1030 ], "D": [ 1031 ], "Z": [ 430 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1068 ], "C": [ 1069 ], "D": [ 1070 ], "Z": [ 428 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1089 ], "C": [ 1090 ], "D": [ 1091 ], "Z": [ 1070 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_2_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1077 ], "C": [ 1078 ], "D": [ 1079 ], "Z": [ 1068 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_2_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1038 ], "C": [ 1039 ], "D": [ 1040 ], "Z": [ 1069 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1041 ], "C": [ 1042 ], "D": [ 1043 ], "Z": [ 1062 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1083 ], "C": [ 1084 ], "D": [ 1085 ], "Z": [ 1058 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1059 ], "C": [ 1060 ], "D": [ 1061 ], "Z": [ 1047 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1092 ], "C": [ 1093 ], "D": [ 1094 ], "Z": [ 1048 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1044 ], "C": [ 1045 ], "D": [ 1046 ], "Z": [ 415 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1053 ], "C": [ 1054 ], "D": [ 1055 ], "Z": [ 1046 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1035 ], "C": [ 1036 ], "D": [ 1037 ], "Z": [ 1044 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1095 ], "C": [ 1096 ], "D": [ 1097 ], "Z": [ 1045 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1017 ], "B": [ 1018 ], "C": [ 1019 ], "D": [ 1098 ], "Z": [ 1024 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1099 ], "BLUT": [ 1100 ], "C0": [ 1052 ], "Z": [ 1025 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1049 ], "B": [ 1050 ], "C": [ 1051 ], "D": [ 1026 ], "Z": [ 1099 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1049 ], "B": [ 1050 ], "C": [ 1051 ], "D": [ 1026 ], "Z": [ 1100 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1101 ], "C": [ 1102 ], "D": [ 1103 ], "Z": [ 1026 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1092 ], "C": [ 1093 ], "D": [ 1094 ], "Z": [ 1052 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1005 ], "C": [ 1006 ], "D": [ 1007 ], "Z": [ 407 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1101 ], "C": [ 1102 ], "D": [ 1103 ], "Z": [ 1022 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1095 ], "C": [ 1096 ], "D": [ 1097 ], "Z": [ 1020 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1011 ], "C": [ 1012 ], "D": [ 1013 ], "Z": [ 1021 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 999 ], "B": [ 1000 ], "C": [ 1001 ], "D": [ 998 ], "Z": [ 1003 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1104 ], "BLUT": [ 1105 ], "C0": [ 1098 ], "Z": [ 1004 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1017 ], "B": [ 1018 ], "C": [ 1019 ], "D": [ 1023 ], "Z": [ 1104 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1017 ], "B": [ 1018 ], "C": [ 1019 ], "D": [ 1023 ], "Z": [ 1105 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1049 ], "C": [ 1050 ], "D": [ 1051 ], "Z": [ 1098 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1008 ], "C": [ 1009 ], "D": [ 1010 ], "Z": [ 1023 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1106 ], "BLUT": [ 1107 ], "C0": [ 991 ], "Z": [ 402 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100000010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 992 ], "B": [ 993 ], "C": [ 994 ], "D": [ 995 ], "Z": [ 1106 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001011111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 992 ], "B": [ 993 ], "C": [ 994 ], "D": [ 995 ], "Z": [ 1107 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1014 ], "C": [ 1015 ], "D": [ 1016 ], "Z": [ 995 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1108 ], "C": [ 1109 ], "D": [ 1110 ], "Z": [ 991 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 999 ], "C": [ 1000 ], "D": [ 1001 ], "Z": [ 982 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1111 ], "C": [ 1112 ], "D": [ 1113 ], "Z": [ 986 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 983 ], "C": [ 984 ], "D": [ 985 ], "Z": [ 978 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 965 ], "C": [ 966 ], "D": [ 967 ], "Z": [ 979 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 969 ], "Z": [ 962 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 960 ], "C": [ 931 ], "D": [ 924 ], "Z": [ 959 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 961 ], "Z": [ 958 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 957 ], "C": [ 931 ], "D": [ 924 ], "Z": [ 956 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 960 ], "Z": [ 955 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 954 ], "C": [ 931 ], "D": [ 924 ], "Z": [ 953 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 957 ], "Z": [ 952 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 949 ], "C": [ 931 ], "D": [ 924 ], "Z": [ 951 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 954 ], "Z": [ 950 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 949 ], "Z": [ 947 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 946 ], "C": [ 931 ], "D": [ 924 ], "Z": [ 948 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 946 ], "Z": [ 945 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 944 ], "Z": [ 943 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 942 ], "Z": [ 941 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 940 ], "Z": [ 939 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 938 ], "Z": [ 937 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 936 ], "Z": [ 935 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 934 ], "Z": [ 932 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1114 ], "D": [ 931 ], "Z": [ 925 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 976 ], "C": [ 977 ], "D": [ 930 ], "Z": [ 923 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 976 ], "D": [ 977 ], "Z": [ 931 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1108 ], "C": [ 1109 ], "D": [ 1110 ], "Z": [ 972 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1111 ], "C": [ 1112 ], "D": [ 1113 ], "Z": [ 973 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100101001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 933 ], "C": [ 1115 ], "D": [ 921 ], "Z": [ 926 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1116 ], "BLUT": [ 1117 ], "C0": [ 924 ], "Z": [ 1115 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111100000011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 976 ], "B": [ 977 ], "C": [ 1118 ], "D": [ 1114 ], "Z": [ 1116 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000011111100001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 976 ], "B": [ 977 ], "C": [ 1118 ], "D": [ 1114 ], "Z": [ 1117 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 912 ], "C": [ 913 ], "D": [ 914 ], "Z": [ 917 ] } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000010011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 389 ], "B": [ 920 ], "C": [ 921 ], "D": [ 922 ], "Z": [ 918 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 258 ], "C": [ 264 ], "D": [ 1119 ], "Z": [ 343 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 269 ], "A1": [ 263 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1120 ], "COUT": [ 1119 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1121 ], "S1": [ 1122 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 274 ], "A1": [ 268 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1123 ], "COUT": [ 1120 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1124 ], "S1": [ 1125 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 279 ], "A1": [ 273 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1126 ], "COUT": [ 1123 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1127 ], "S1": [ 1128 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 284 ], "A1": [ 278 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1129 ], "COUT": [ 1126 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1130 ], "S1": [ 1131 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 289 ], "A1": [ 283 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1132 ], "COUT": [ 1129 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1133 ], "S1": [ 1134 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 294 ], "A1": [ 288 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1135 ], "COUT": [ 1132 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1136 ], "S1": [ 1137 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 299 ], "A1": [ 293 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1138 ], "COUT": [ 1135 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1139 ], "S1": [ 1140 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 304 ], "A1": [ 298 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1141 ], "COUT": [ 1138 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1142 ], "S1": [ 1143 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 309 ], "A1": [ 303 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1144 ], "COUT": [ 1141 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1145 ], "S1": [ 1146 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 314 ], "A1": [ 308 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1147 ], "COUT": [ 1144 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1148 ], "S1": [ 1149 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 318 ], "A1": [ 313 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1150 ], "COUT": [ 1147 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1151 ], "S1": [ 1152 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 256 ], "A1": [ 257 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1153 ], "COUT": [ 1150 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1154 ], "S1": [ 1155 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 326 ], "A1": [ 327 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1156 ], "COUT": [ 1153 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1157 ], "S1": [ 1158 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 333 ], "A1": [ 334 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1159 ], "COUT": [ 1156 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1160 ], "S1": [ 1161 ] } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 339 ], "A1": [ 340 ], "B0": [ "1" ], "B1": [ "1" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1159 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1162 ], "S1": [ 1163 ] } }, "activation_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1164 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 248 ] } }, "activation_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1164 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 247 ] } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1167 ], "Z": [ 1164 ] } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1167 ], "Z": [ 1168 ] } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1167 ], "Z": [ 1169 ] } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1167 ], "Z": [ 1170 ] } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1171 ], "C": [ 1172 ], "D": [ 1173 ], "Z": [ 1167 ] } }, "bias_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 335 ] } }, "bias_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 336 ] } }, "bias_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 328 ] } }, "bias_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 329 ] } }, "bias_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 321 ] } }, "bias_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 322 ] } }, "bias_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 250 ] } }, "bias_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1174 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 251 ] } }, "bias_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1171 ], "C": [ 1173 ], "D": [ 1175 ], "Z": [ 1174 ] } }, "bias_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1172 ], "C": [ 1165 ], "D": [ 1166 ], "Z": [ 1175 ] } }, "busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1176 ], "CLK": [ 2 ], "DI": [ 1177 ], "LSR": [ 3 ], "Q": [ 5 ] } }, "busy_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1178 ], "B": [ 1179 ], "C": [ 1180 ], "D": [ 1181 ], "Z": [ 1176 ] } }, "busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1183 ], "Z": [ 1177 ] } }, "conn_i_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1185 ], "LSR": [ 3 ], "Q": [ 1186 ] } }, "conn_i_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1187 ], "LSR": [ 3 ], "Q": [ 1188 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1189 ], "D": [ 1190 ], "Z": [ 1191 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1192 ], "D": [ 1190 ], "Z": [ 1193 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_1_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1194 ], "B1": [ 1195 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1196 ], "COUT": [ 1197 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1198 ], "S1": [ 1192 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1199 ], "D": [ 1200 ], "Z": [ 1201 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1199 ], "D": [ 1202 ], "Z": [ 1187 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_3_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1186 ], "B1": [ 1188 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1203 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1204 ], "S1": [ 1202 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1198 ], "D": [ 1190 ], "Z": [ 1205 ] } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1206 ], "B1": [ 1207 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1203 ], "COUT": [ 1196 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1200 ], "S1": [ 1189 ] } }, "conn_i_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1201 ], "LSR": [ 3 ], "Q": [ 1206 ] } }, "conn_i_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1191 ], "LSR": [ 3 ], "Q": [ 1207 ] } }, "conn_i_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1205 ], "LSR": [ 3 ], "Q": [ 1194 ] } }, "conn_i_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 1193 ], "LSR": [ 3 ], "Q": [ 1195 ] } }, "conn_i_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1199 ], "C": [ 1172 ], "D": [ 1208 ], "Z": [ 1184 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1188 ], "D": [ 1185 ], "Z": [ 1209 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1188 ], "D": [ 1185 ], "Z": [ 1210 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1211 ], "D": [ 1210 ], "Z": [ 1212 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1213 ], "D": [ 1210 ], "Z": [ 1214 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1213 ], "D": [ 1209 ], "Z": [ 1215 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1213 ], "D": [ 1216 ], "Z": [ 1217 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1213 ], "D": [ 1218 ], "Z": [ 1219 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1213 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1220 ], "D": [ 1210 ], "Z": [ 1221 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1216 ], "D": [ 1220 ], "Z": [ 1222 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1220 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1199 ], "C": [ 1188 ], "D": [ 1186 ], "Z": [ 1216 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1223 ], "D": [ 1210 ], "Z": [ 1224 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1223 ], "D": [ 1218 ], "Z": [ 1225 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1223 ], "D": [ 1216 ], "Z": [ 1226 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1223 ], "D": [ 1209 ], "Z": [ 1227 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1223 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1228 ], "D": [ 1210 ], "Z": [ 1229 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1228 ], "D": [ 1216 ], "Z": [ 1230 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1228 ], "D": [ 1218 ], "Z": [ 1231 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1228 ], "D": [ 1209 ], "Z": [ 1232 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1228 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1233 ], "D": [ 1210 ], "Z": [ 1234 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1233 ], "D": [ 1209 ], "Z": [ 1235 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1233 ], "D": [ 1218 ], "Z": [ 1236 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1218 ], "D": [ 1220 ], "Z": [ 1237 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1218 ], "D": [ 1238 ], "Z": [ 1239 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1199 ], "C": [ 1188 ], "D": [ 1186 ], "Z": [ 1218 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1233 ], "D": [ 1216 ], "Z": [ 1240 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1233 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1241 ], "D": [ 1210 ], "Z": [ 1242 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1241 ], "D": [ 1216 ], "Z": [ 1243 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1241 ], "D": [ 1209 ], "Z": [ 1244 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1241 ], "D": [ 1218 ], "Z": [ 1245 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1241 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1238 ], "D": [ 1210 ], "Z": [ 1246 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1211 ], "D": [ 1209 ], "Z": [ 1247 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1211 ], "D": [ 1216 ], "Z": [ 1248 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1211 ], "D": [ 1218 ], "Z": [ 1249 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1211 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1220 ], "D": [ 1209 ], "Z": [ 1250 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1216 ], "D": [ 1238 ], "Z": [ 1251 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1238 ], "D": [ 1209 ], "Z": [ 1252 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1207 ], "D": [ 1206 ], "Z": [ 1238 ] } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1199 ], "D": [ 1186 ], "Z": [ 1185 ] } }, "conn_ptr_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1254 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1255 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1257 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1258 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1260 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1261 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1262 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1263 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1264 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1265 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1266 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1267 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1259 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1268 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1269 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1270 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1271 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1272 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1273 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1253 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1274 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1275 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1276 ], "Z": [ 1256 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1276 ], "Z": [ 1259 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1276 ], "Z": [ 1277 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1165 ], "C": [ 1166 ], "D": [ 1276 ], "Z": [ 1253 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1171 ], "C": [ 1172 ], "D": [ 1173 ], "Z": [ 1276 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1278 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1279 ] } }, "conn_ptr_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1256 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1280 ] } }, "desc_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1282 ], "LSR": [ 3 ], "Q": [ 1283 ] } }, "desc_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1284 ], "LSR": [ 3 ], "Q": [ 1285 ] } }, "desc_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1286 ], "LSR": [ 3 ], "Q": [ 1287 ] } }, "desc_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1288 ], "LSR": [ 3 ], "Q": [ 1289 ] } }, "desc_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1290 ], "LSR": [ 3 ], "Q": [ 1291 ] } }, "desc_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1292 ], "LSR": [ 3 ], "Q": [ 1293 ] } }, "desc_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1294 ], "LSR": [ 3 ], "Q": [ 1295 ] } }, "desc_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1296 ], "LSR": [ 3 ], "Q": [ 1297 ] } }, "desc_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1298 ], "LSR": [ 3 ], "Q": [ 1299 ] } }, "desc_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1300 ], "LSR": [ 3 ], "Q": [ 1301 ] } }, "desc_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1302 ], "LSR": [ 3 ], "Q": [ 1303 ] } }, "desc_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1304 ], "LSR": [ 3 ], "Q": [ 1305 ] } }, "desc_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1306 ], "LSR": [ 3 ], "Q": [ 1307 ] } }, "desc_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1308 ], "LSR": [ 3 ], "Q": [ 1309 ] } }, "desc_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1310 ], "LSR": [ 3 ], "Q": [ 1311 ] } }, "desc_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1312 ], "LSR": [ 3 ], "Q": [ 1313 ] } }, "desc_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1314 ], "LSR": [ 3 ], "Q": [ 1315 ] } }, "desc_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1316 ], "LSR": [ 3 ], "Q": [ 1317 ] } }, "desc_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1318 ], "LSR": [ 3 ], "Q": [ 1319 ] } }, "desc_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1320 ], "LSR": [ 3 ], "Q": [ 1321 ] } }, "desc_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1322 ], "LSR": [ 3 ], "Q": [ 1323 ] } }, "desc_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1324 ], "LSR": [ 3 ], "Q": [ 1325 ] } }, "desc_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1326 ], "LSR": [ 3 ], "Q": [ 1327 ] } }, "desc_byte_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1328 ], "CLK": [ 2 ], "DI": [ 1329 ], "LSR": [ 3 ], "Q": [ 1165 ] } }, "desc_byte_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1328 ], "CLK": [ 2 ], "DI": [ 1330 ], "LSR": [ 3 ], "Q": [ 1166 ] } }, "desc_byte_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1328 ], "CLK": [ 2 ], "DI": [ 1331 ], "LSR": [ 3 ], "Q": [ 1173 ] } }, "desc_byte_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1328 ], "CLK": [ 2 ], "DI": [ 1332 ], "LSR": [ 3 ], "Q": [ 1171 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1172 ], "D": [ 1166 ], "Z": [ 1330 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1172 ], "B": [ 1173 ], "C": [ 1165 ], "D": [ 1166 ], "Z": [ 1331 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1172 ], "C": [ 1165 ], "D": [ 1166 ], "Z": [ 1329 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1333 ], "BLUT": [ 1334 ], "C0": [ 1166 ], "Z": [ 1332 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1171 ], "B": [ 1172 ], "C": [ 1173 ], "D": [ 1165 ], "Z": [ 1333 ] } }, "desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1171 ], "D": [ 1172 ], "Z": [ 1334 ] } }, "done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1335 ], "LSR": [ 1336 ], "Q": [ 6 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4 ], "B": [ 3 ], "C": [ 1337 ], "D": [ 1335 ], "Z": [ 1338 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 3 ], "C": [ 1339 ], "D": [ 1172 ], "Z": [ 1340 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1341 ], "C": [ 1342 ], "D": [ 1343 ], "Z": [ 1344 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1345 ], "B": [ 1346 ], "C": [ 1347 ], "D": [ 1348 ], "Z": [ 1349 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 3 ], "C": [ 1350 ], "D": [ 245 ], "Z": [ 1351 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 3 ], "C": [ 1182 ], "D": [ 1352 ], "Z": [ 1353 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 192 ], "C": [ 1354 ], "D": [ 246 ], "Z": [ 1355 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 1356 ], "Z": [ 1357 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_6_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 166 ], "C": [ 1358 ], "D": [ 1359 ], "Z": [ 1356 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1360 ], "BLUT": [ 1361 ], "C0": [ 1362 ], "Z": [ 1363 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1364 ], "BLUT": [ 1365 ], "C0": [ 1190 ], "Z": [ 1366 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 3 ], "Z": [ 1364 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 3 ], "C": [ 1178 ], "D": [ 1208 ], "Z": [ 1365 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4 ], "B": [ 3 ], "C": [ 1367 ], "D": [ 1368 ], "Z": [ 1360 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4 ], "C": [ 3 ], "D": [ 1368 ], "Z": [ 1361 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1182 ], "C": [ 1369 ], "D": [ 1347 ], "Z": [ 1335 ] } }, "done_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 246 ], "D": [ 1346 ], "Z": [ 1369 ] } }, "done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1182 ], "D": [ 192 ], "Z": [ 1336 ] } }, "edge_byte_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1370 ], "CLK": [ 2 ], "DI": [ 1371 ], "LSR": [ 3 ], "Q": [ 1372 ] } }, "edge_byte_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1370 ], "CLK": [ 2 ], "DI": [ 1373 ], "LSR": [ 3 ], "Q": [ 1374 ] } }, "edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1358 ], "C": [ 1374 ], "D": [ 1372 ], "Z": [ 1373 ] } }, "edge_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1358 ], "C": [ 1172 ], "D": [ 1375 ], "Z": [ 1370 ] } }, "edge_byte_idx_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 166 ], "C": [ 1374 ], "D": [ 1371 ], "Z": [ 1376 ] } }, "edge_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1358 ], "D": [ 1372 ], "Z": [ 1371 ] } }, "err_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1377 ], "CLK": [ 2 ], "DI": [ 1183 ], "LSR": [ 3 ], "Q": [ 7 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1178 ], "B": [ 1378 ], "C": [ 1379 ], "D": [ 1180 ], "Z": [ 1377 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 192 ], "B": [ 246 ], "C": [ 1378 ], "D": [ 1380 ], "Z": [ 1179 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1182 ], "B": [ 192 ], "C": [ 1368 ], "D": [ 1179 ], "Z": [ 1381 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1382 ], "BLUT": [ 1381 ], "C0": [ 1347 ], "Z": [ 1281 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1182 ], "B": [ 192 ], "C": [ 1368 ], "D": [ 1179 ], "Z": [ 1382 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1383 ], "B": [ 1384 ], "C": [ 1385 ], "D": [ 1386 ], "Z": [ 1347 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1387 ], "D": [ 1337 ], "Z": [ 1368 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1388 ], "B": [ 1389 ], "C": [ 1390 ], "D": [ 1391 ], "Z": [ 1386 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100000010010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 93 ], "B": [ 1392 ], "C": [ 1393 ], "D": [ 1394 ], "Z": [ 1383 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 107 ], "A1": [ 108 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1395 ], "COUT": [ 1396 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1397 ], "S1": [ 1394 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 105 ], "A1": [ 106 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1398 ], "COUT": [ 1395 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1399 ], "S1": [ 1400 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 103 ], "A1": [ 104 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1401 ], "COUT": [ 1398 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1402 ], "S1": [ 1403 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 101 ], "A1": [ 102 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1404 ], "COUT": [ 1401 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1405 ], "S1": [ 1406 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 99 ], "A1": [ 100 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1407 ], "COUT": [ 1404 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1408 ], "S1": [ 1409 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 97 ], "A1": [ 98 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1410 ], "COUT": [ 1407 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1411 ], "S1": [ 1412 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 95 ], "A1": [ 96 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1413 ], "COUT": [ 1410 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1414 ], "S1": [ 1415 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 93 ], "A1": [ 94 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1413 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1416 ], "S1": [ 1417 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1418 ], "B": [ 1419 ], "C": [ 1409 ], "D": [ 1405 ], "Z": [ 1420 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1421 ], "B": [ 1422 ], "C": [ 1400 ], "D": [ 1397 ], "Z": [ 1391 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1423 ], "B": [ 1424 ], "C": [ 1417 ], "D": [ 1414 ], "Z": [ 1388 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1425 ], "B": [ 1426 ], "C": [ 1412 ], "D": [ 1408 ], "Z": [ 1389 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1427 ], "B": [ 1428 ], "C": [ 1403 ], "D": [ 1399 ], "Z": [ 1390 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1429 ], "B": [ 1430 ], "C": [ 1406 ], "D": [ 1402 ], "Z": [ 1384 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1431 ], "BLUT": [ 1432 ], "C0": [ 1420 ], "Z": [ 1385 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1433 ], "B": [ 1434 ], "C": [ 1415 ], "D": [ 1411 ], "Z": [ 1431 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1432 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4 ], "D": [ 1368 ], "Z": [ 1378 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1182 ], "B": [ 192 ], "C": [ 1379 ], "D": [ 1435 ], "Z": [ 1181 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1358 ], "C": [ 1342 ], "D": [ 1356 ], "Z": [ 1180 ] } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1183 ], "D": [ 1368 ], "Z": [ 1379 ] } }, "err_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1436 ], "D": [ 1358 ], "Z": [ 1183 ] } }, "in_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1438 ], "LSR": [ 3 ], "Q": [ 212 ] } }, "in_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1439 ], "LSR": [ 3 ], "Q": [ 214 ] } }, "in_idx_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1440 ], "LSR": [ 3 ], "Q": [ 205 ] } }, "in_idx_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1441 ], "LSR": [ 3 ], "Q": [ 216 ] } }, "in_idx_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1442 ], "LSR": [ 3 ], "Q": [ 1443 ] } }, "in_idx_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1444 ], "LSR": [ 3 ], "Q": [ 1445 ] } }, "in_idx_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1446 ], "LSR": [ 3 ], "Q": [ 1447 ] } }, "in_idx_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1448 ], "LSR": [ 3 ], "Q": [ 1449 ] } }, "in_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1450 ], "LSR": [ 3 ], "Q": [ 208 ] } }, "in_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1451 ], "LSR": [ 3 ], "Q": [ 204 ] } }, "in_idx_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1452 ], "LSR": [ 3 ], "Q": [ 198 ] } }, "in_idx_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1453 ], "LSR": [ 3 ], "Q": [ 193 ] } }, "in_idx_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1454 ], "LSR": [ 3 ], "Q": [ 201 ] } }, "in_idx_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1455 ], "LSR": [ 3 ], "Q": [ 210 ] } }, "in_idx_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1456 ], "LSR": [ 3 ], "Q": [ 200 ] } }, "in_idx_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1437 ], "CLK": [ 2 ], "DI": [ 1457 ], "LSR": [ 3 ], "Q": [ 196 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1458 ], "Z": [ 1451 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1459 ], "Z": [ 1446 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1460 ], "Z": [ 1440 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 212 ], "Z": [ 1438 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1461 ], "Z": [ 1455 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 201 ], "B1": [ 210 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1462 ], "COUT": [ 1463 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1464 ], "S1": [ 1461 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1465 ], "Z": [ 1452 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1466 ], "Z": [ 1439 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 212 ], "B1": [ 214 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1467 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1468 ], "S1": [ 1466 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1469 ], "Z": [ 1444 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1443 ], "B1": [ 1445 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1470 ], "COUT": [ 1471 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1472 ], "S1": [ 1469 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1473 ], "Z": [ 1457 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 200 ], "B1": [ 196 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1463 ], "COUT": [ 1474 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1475 ], "S1": [ 1473 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1464 ], "Z": [ 1454 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1476 ], "Z": [ 1448 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1447 ], "B1": [ 1449 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1471 ], "COUT": [ 1477 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1459 ], "S1": [ 1476 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1475 ], "Z": [ 1456 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1478 ], "Z": [ 1450 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1479 ], "Z": [ 1441 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 205 ], "B1": [ 216 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1474 ], "COUT": [ 1470 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1460 ], "S1": [ 1479 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1472 ], "Z": [ 1442 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1480 ], "Z": [ 1453 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 198 ], "B1": [ 193 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1481 ], "COUT": [ 1462 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1465 ], "S1": [ 1480 ] } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 208 ], "B1": [ 204 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1467 ], "COUT": [ 1481 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1478 ], "S1": [ 1458 ] } }, "n_conn_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1482 ] } }, "n_conn_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1483 ] } }, "n_conn_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1484 ] } }, "n_conn_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1485 ] } }, "n_conn_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1486 ] } }, "n_conn_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1487 ] } }, "n_conn_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1488 ] } }, "n_conn_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1489 ] } }, "n_conn_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1490 ] } }, "n_conn_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1491 ] } }, "n_conn_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1492 ] } }, "n_conn_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1493 ] } }, "n_conn_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1494 ] } }, "n_conn_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1495 ] } }, "n_conn_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1277 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1496 ] } }, "n_conn_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1168 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1497 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1498 ], "LSR": [ 3 ], "Q": [ 574 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1499 ], "LSR": [ 3 ], "Q": [ 575 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1500 ], "LSR": [ 3 ], "Q": [ 1501 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1502 ], "LSR": [ 3 ], "Q": [ 1503 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1504 ], "LSR": [ 3 ], "Q": [ 1505 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1506 ], "LSR": [ 3 ], "Q": [ 1507 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1508 ], "LSR": [ 3 ], "Q": [ 1509 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1510 ], "LSR": [ 3 ], "Q": [ 1511 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1512 ], "LSR": [ 3 ], "Q": [ 1513 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1514 ], "LSR": [ 3 ], "Q": [ 1515 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1516 ], "LSR": [ 3 ], "Q": [ 1517 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1518 ], "LSR": [ 3 ], "Q": [ 1519 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1208 ], "CLK": [ 2 ], "DI": [ 1520 ], "LSR": [ 3 ], "Q": [ 1521 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1493 ], "B1": [ 1494 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1522 ], "COUT": [ 1523 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1520 ], "S1": [ 1500 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1484 ], "B1": [ 1485 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1524 ], "COUT": [ 1525 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1526 ], "S1": [ 1499 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 1482 ], "B1": [ 1497 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1524 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1527 ], "S1": [ 1528 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1486 ], "B1": [ 1487 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1525 ], "COUT": [ 1529 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1498 ], "S1": [ 1506 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1488 ], "B1": [ 1489 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1529 ], "COUT": [ 1530 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1508 ], "S1": [ 1510 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1483 ], "B1": [ 1490 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1530 ], "COUT": [ 1531 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1512 ], "S1": [ 1514 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1491 ], "B1": [ 1492 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1531 ], "COUT": [ 1522 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1516 ], "S1": [ 1518 ] } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1495 ], "B1": [ 1496 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1523 ], "COUT": [ 1532 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1502 ], "S1": [ 1504 ] } }, "neuron_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1533 ], "LSR": [ 3 ], "Q": [ 1393 ] } }, "neuron_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1534 ], "LSR": [ 3 ], "Q": [ 1424 ] } }, "neuron_idx_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1535 ], "LSR": [ 3 ], "Q": [ 1429 ] } }, "neuron_idx_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1536 ], "LSR": [ 3 ], "Q": [ 1428 ] } }, "neuron_idx_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1537 ], "LSR": [ 3 ], "Q": [ 1427 ] } }, "neuron_idx_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1538 ], "LSR": [ 3 ], "Q": [ 1422 ] } }, "neuron_idx_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1539 ], "LSR": [ 3 ], "Q": [ 1421 ] } }, "neuron_idx_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1540 ], "LSR": [ 3 ], "Q": [ 1392 ] } }, "neuron_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1541 ], "LSR": [ 3 ], "Q": [ 1423 ] } }, "neuron_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1542 ], "LSR": [ 3 ], "Q": [ 1434 ] } }, "neuron_idx_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1543 ], "LSR": [ 3 ], "Q": [ 1433 ] } }, "neuron_idx_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1544 ], "LSR": [ 3 ], "Q": [ 1426 ] } }, "neuron_idx_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1545 ], "LSR": [ 3 ], "Q": [ 1425 ] } }, "neuron_idx_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1546 ], "LSR": [ 3 ], "Q": [ 1419 ] } }, "neuron_idx_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1547 ], "LSR": [ 3 ], "Q": [ 1418 ] } }, "neuron_idx_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1281 ], "CLK": [ 2 ], "DI": [ 1548 ], "LSR": [ 3 ], "Q": [ 1430 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1549 ], "Z": [ 1542 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1550 ], "Z": [ 1548 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1551 ], "Z": [ 1537 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1552 ], "Z": [ 1538 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1427 ], "B1": [ 1422 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1553 ], "COUT": [ 1554 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1551 ], "S1": [ 1552 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1555 ], "Z": [ 1534 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1393 ], "B1": [ 1424 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1556 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1557 ], "S1": [ 1555 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1558 ], "Z": [ 1541 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1559 ], "Z": [ 1539 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1560 ], "Z": [ 1546 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1425 ], "B1": [ 1419 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1561 ], "COUT": [ 1562 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1563 ], "S1": [ 1560 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1418 ], "B1": [ 1430 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1562 ], "COUT": [ 1564 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1565 ], "S1": [ 1550 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1393 ], "Z": [ 1533 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1566 ], "Z": [ 1535 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1567 ], "Z": [ 1543 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1568 ], "Z": [ 1540 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1421 ], "B1": [ 1392 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1554 ], "COUT": [ 1569 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1559 ], "S1": [ 1568 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1563 ], "Z": [ 1545 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1570 ], "Z": [ 1536 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1429 ], "B1": [ 1428 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1564 ], "COUT": [ 1553 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1566 ], "S1": [ 1570 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1565 ], "Z": [ 1547 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1571 ], "Z": [ 1544 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1433 ], "B1": [ 1426 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1572 ], "COUT": [ 1561 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1567 ], "S1": [ 1571 ] } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1423 ], "B1": [ 1434 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1556 ], "COUT": [ 1572 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1558 ], "S1": [ 1549 ] } }, "neuron_start_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1573 ], "D": [ 1574 ], "Z": [ 1575 ] } }, "neuron_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1354 ], "LSR": [ 3 ], "Q": [ 1574 ] } }, "out_id_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 211 ] } }, "out_id_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 199 ] } }, "out_id_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 207 ] } }, "out_id_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 203 ] } }, "out_id_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 197 ] } }, "out_id_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 194 ] } }, "out_id_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 202 ] } }, "out_id_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 209 ] } }, "out_id_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 195 ] } }, "out_id_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 206 ] } }, "out_id_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 215 ] } }, "out_id_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1576 ] } }, "out_id_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1577 ] } }, "out_id_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1578 ] } }, "out_id_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1170 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1579 ] } }, "out_id_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1169 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 213 ] } }, "ram_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1581 ], "LSR": [ 3 ], "Q": [ 128 ] } }, "ram_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1582 ], "LSR": [ 3 ], "Q": [ 127 ] } }, "ram_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1583 ], "LSR": [ 3 ], "Q": [ 137 ] } }, "ram_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1584 ], "LSR": [ 3 ], "Q": [ 138 ] } }, "ram_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1585 ], "LSR": [ 3 ], "Q": [ 139 ] } }, "ram_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1586 ], "LSR": [ 3 ], "Q": [ 140 ] } }, "ram_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1587 ], "LSR": [ 3 ], "Q": [ 141 ] } }, "ram_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1588 ], "LSR": [ 3 ], "Q": [ 142 ] } }, "ram_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1589 ], "LSR": [ 3 ], "Q": [ 143 ] } }, "ram_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1590 ], "LSR": [ 3 ], "Q": [ 144 ] } }, "ram_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1591 ], "LSR": [ 3 ], "Q": [ 145 ] } }, "ram_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1592 ], "LSR": [ 3 ], "Q": [ 146 ] } }, "ram_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1593 ], "LSR": [ 3 ], "Q": [ 129 ] } }, "ram_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1594 ], "LSR": [ 3 ], "Q": [ 147 ] } }, "ram_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1595 ], "LSR": [ 3 ], "Q": [ 148 ] } }, "ram_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1596 ], "LSR": [ 3 ], "Q": [ 149 ] } }, "ram_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1597 ], "LSR": [ 3 ], "Q": [ 130 ] } }, "ram_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1598 ], "LSR": [ 3 ], "Q": [ 131 ] } }, "ram_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1599 ], "LSR": [ 3 ], "Q": [ 132 ] } }, "ram_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1600 ], "LSR": [ 3 ], "Q": [ 133 ] } }, "ram_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1601 ], "LSR": [ 3 ], "Q": [ 134 ] } }, "ram_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1602 ], "LSR": [ 3 ], "Q": [ 135 ] } }, "ram_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1603 ], "LSR": [ 3 ], "Q": [ 136 ] } }, "ram_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1604 ], "LSR": [ 1605 ], "Q": [ 125 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1350 ], "C": [ 1352 ], "D": [ 1359 ], "Z": [ 1604 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1436 ], "D": [ 1606 ], "Z": [ 1359 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1436 ], "D": [ 1606 ], "Z": [ 1607 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4 ], "B": [ 3 ], "C": [ 1387 ], "D": [ 1607 ], "Z": [ 1343 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1350 ], "C": [ 1608 ], "D": [ 1607 ], "Z": [ 1580 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1358 ], "B": [ 1374 ], "C": [ 1372 ], "D": [ 1367 ], "Z": [ 1341 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1578 ], "D": [ 1609 ], "Z": [ 1342 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1579 ], "C": [ 1610 ], "D": [ 1611 ], "Z": [ 1609 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1577 ], "D": [ 1576 ], "Z": [ 1610 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1612 ], "A1": [ 1613 ], "B0": [ 1578 ], "B1": [ 1579 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1614 ], "COUT": [ 1611 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1615 ], "S1": [ 1616 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1617 ], "A1": [ 1618 ], "B0": [ 1576 ], "B1": [ 1577 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1619 ], "COUT": [ 1614 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1620 ], "S1": [ 1621 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1622 ], "A1": [ 1623 ], "B0": [ 206 ], "B1": [ 215 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1624 ], "COUT": [ 1619 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1625 ], "S1": [ 1626 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1627 ], "A1": [ 1628 ], "B0": [ 199 ], "B1": [ 195 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1629 ], "COUT": [ 1624 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1630 ], "S1": [ 1631 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1632 ], "A1": [ 1633 ], "B0": [ 202 ], "B1": [ 209 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1634 ], "COUT": [ 1629 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1635 ], "S1": [ 1636 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1637 ], "A1": [ 1638 ], "B0": [ 197 ], "B1": [ 194 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1639 ], "COUT": [ 1634 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1640 ], "S1": [ 1641 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1642 ], "A1": [ 1643 ], "B0": [ 207 ], "B1": [ 203 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1644 ], "COUT": [ 1639 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1645 ], "S1": [ 1646 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1647 ], "A1": [ 1648 ], "B0": [ 211 ], "B1": [ 213 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1644 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1649 ], "S1": [ 1650 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 574 ], "B": [ 575 ], "C": [ 1651 ], "D": [ 1652 ], "Z": [ 1606 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1505 ], "B": [ 1503 ], "C": [ 1501 ], "D": [ 1653 ], "Z": [ 1652 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1513 ], "B": [ 1511 ], "C": [ 1509 ], "D": [ 1507 ], "Z": [ 1651 ] } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1521 ], "B": [ 1519 ], "C": [ 1517 ], "D": [ 1515 ], "Z": [ 1653 ] } }, "ram_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1350 ], "D": [ 1608 ], "Z": [ 1605 ] } }, "ram_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 233 ], "LSR": [ 3 ], "Q": [ 151 ] } }, "ram_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 240 ], "LSR": [ 3 ], "Q": [ 152 ] } }, "ram_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 239 ], "LSR": [ 3 ], "Q": [ 153 ] } }, "ram_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 235 ], "LSR": [ 3 ], "Q": [ 154 ] } }, "ram_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 237 ], "LSR": [ 3 ], "Q": [ 155 ] } }, "ram_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 234 ], "LSR": [ 3 ], "Q": [ 156 ] } }, "ram_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 236 ], "LSR": [ 3 ], "Q": [ 157 ] } }, "ram_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 238 ], "LSR": [ 3 ], "Q": [ 150 ] } }, "ram_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1580 ], "CLK": [ 2 ], "DI": [ 1654 ], "LSR": [ 3 ], "Q": [ 126 ] } }, "ram_wr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1339 ], "C": [ 1436 ], "D": [ 1350 ], "Z": [ 1654 ] } }, "src_id_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1627 ] } }, "src_id_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 1647 ] } }, "src_id_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1622 ] } }, "src_id_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1623 ] } }, "src_id_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1617 ] } }, "src_id_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1618 ] } }, "src_id_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1612 ] } }, "src_id_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1613 ] } }, "src_id_acc_TRELLIS_FF_Q_1_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1358 ], "C": [ 1374 ], "D": [ 1372 ], "Z": [ 1656 ] } }, "src_id_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1648 ] } }, "src_id_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 1642 ] } }, "src_id_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 1643 ] } }, "src_id_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 1637 ] } }, "src_id_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 1638 ] } }, "src_id_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 1632 ] } }, "src_id_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1656 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 1633 ] } }, "src_id_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1655 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 1628 ] } }, "src_id_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1358 ], "C": [ 1374 ], "D": [ 1372 ], "Z": [ 1655 ] } }, "state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1657 ], "LSR": [ "0" ], "Q": [ 1354 ] } }, "state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1338 ], "LSR": [ "0" ], "Q": [ 1337 ] } }, "state_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1349 ], "LSR": [ "0" ], "Q": [ 1339 ] } }, "state_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1353 ], "LSR": [ "0" ], "Q": [ 1182 ] } }, "state_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1658 ], "LSR": [ "0" ], "Q": [ 1199 ] } }, "state_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1341 ], "D": [ 1342 ], "Z": [ 1658 ] } }, "state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1340 ], "LSR": [ "0" ], "Q": [ 1172 ] } }, "state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1344 ], "LSR": [ "0" ], "Q": [ 1387 ] } }, "state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1351 ], "LSR": [ "0" ], "Q": [ 245 ] } }, "state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1659 ], "LSR": [ "0" ], "Q": [ 1352 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1345 ], "D": [ 1346 ], "Z": [ 1659 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1421 ], "A1": [ 1392 ], "B0": [ 1660 ], "B1": [ 1661 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1662 ], "COUT": [ 1346 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1663 ], "S1": [ 1664 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 107 ], "A1": [ 108 ], "B0": [ 123 ], "B1": [ 124 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1665 ], "COUT": [ 1666 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1660 ], "S1": [ 1661 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 105 ], "A1": [ 106 ], "B0": [ 121 ], "B1": [ 122 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1667 ], "COUT": [ 1665 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1668 ], "S1": [ 1669 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 103 ], "A1": [ 104 ], "B0": [ 119 ], "B1": [ 120 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1670 ], "COUT": [ 1667 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1671 ], "S1": [ 1672 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 101 ], "A1": [ 102 ], "B0": [ 117 ], "B1": [ 118 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1673 ], "COUT": [ 1670 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1674 ], "S1": [ 1675 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 99 ], "A1": [ 100 ], "B0": [ 115 ], "B1": [ 116 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1676 ], "COUT": [ 1673 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1677 ], "S1": [ 1678 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 97 ], "A1": [ 98 ], "B0": [ 113 ], "B1": [ 114 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1679 ], "COUT": [ 1676 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1680 ], "S1": [ 1681 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 95 ], "A1": [ 96 ], "B0": [ 111 ], "B1": [ 112 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1682 ], "COUT": [ 1679 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1683 ], "S1": [ 1684 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 93 ], "A1": [ 94 ], "B0": [ 109 ], "B1": [ 110 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1682 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1685 ], "S1": [ 1686 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1427 ], "A1": [ 1422 ], "B0": [ 1668 ], "B1": [ 1669 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1687 ], "COUT": [ 1662 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1688 ], "S1": [ 1689 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1429 ], "A1": [ 1428 ], "B0": [ 1671 ], "B1": [ 1672 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1690 ], "COUT": [ 1687 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1691 ], "S1": [ 1692 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1418 ], "A1": [ 1430 ], "B0": [ 1674 ], "B1": [ 1675 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1693 ], "COUT": [ 1690 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1694 ], "S1": [ 1695 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1425 ], "A1": [ 1419 ], "B0": [ 1677 ], "B1": [ 1678 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1696 ], "COUT": [ 1693 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1697 ], "S1": [ 1698 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1433 ], "A1": [ 1426 ], "B0": [ 1680 ], "B1": [ 1681 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1699 ], "COUT": [ 1696 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1700 ], "S1": [ 1701 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1423 ], "A1": [ 1434 ], "B0": [ 1683 ], "B1": [ 1684 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1702 ], "COUT": [ 1699 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1703 ], "S1": [ 1704 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1393 ], "A1": [ 1424 ], "B0": [ 1685 ], "B1": [ 1686 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1702 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1705 ], "S1": [ 1706 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1663 ], "A1": [ 1664 ], "B0": [ 68 ], "B1": [ 69 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1707 ], "COUT": [ 1708 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1709 ], "S1": [ 1710 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1688 ], "A1": [ 1689 ], "B0": [ 66 ], "B1": [ 67 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1711 ], "COUT": [ 1707 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1712 ], "S1": [ 1713 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1691 ], "A1": [ 1692 ], "B0": [ 64 ], "B1": [ 65 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1714 ], "COUT": [ 1711 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1715 ], "S1": [ 1716 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1694 ], "A1": [ 1695 ], "B0": [ 62 ], "B1": [ 63 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1717 ], "COUT": [ 1714 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1718 ], "S1": [ 1719 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1697 ], "A1": [ 1698 ], "B0": [ 60 ], "B1": [ 61 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1720 ], "COUT": [ 1717 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1721 ], "S1": [ 1722 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1700 ], "A1": [ 1701 ], "B0": [ 58 ], "B1": [ 59 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1723 ], "COUT": [ 1720 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1724 ], "S1": [ 1725 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1703 ], "A1": [ 1704 ], "B0": [ 56 ], "B1": [ 57 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1726 ], "COUT": [ 1723 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1727 ], "S1": [ 1728 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1705 ], "A1": [ 1706 ], "B0": [ 54 ], "B1": [ 55 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1726 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1729 ], "S1": [ 1730 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1166 ], "A1": [ 1165 ], "B0": [ 1283 ], "B1": [ 1285 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1731 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1732 ], "S1": [ 1733 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1173 ], "A1": [ 1171 ], "B0": [ 1307 ], "B1": [ 1315 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1731 ], "COUT": [ 1734 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1735 ], "S1": [ 1736 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1263 ], "A1": [ 1264 ], "B0": [ 1206 ], "B1": [ 1207 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1737 ], "COUT": [ 1738 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1739 ], "S1": [ 1740 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1261 ], "A1": [ 1262 ], "B0": [ 1186 ], "B1": [ 1188 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1741 ], "COUT": [ 1737 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1742 ], "S1": [ 1743 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1268 ], "A1": [ 1260 ], "B0": [ 1372 ], "B1": [ 1374 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1741 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1744 ], "S1": [ 1745 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1732 ], "D": [ 1729 ], "Z": [ 1746 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 212 ], "A1": [ 214 ], "B0": [ 8 ], "B1": [ 9 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1747 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1748 ], "S1": [ 1749 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1733 ], "D": [ 1730 ], "Z": [ 1750 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1735 ], "D": [ 1727 ], "Z": [ 1751 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 208 ], "A1": [ 204 ], "B0": [ 10 ], "B1": [ 11 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1747 ], "COUT": [ 1752 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1753 ], "S1": [ 1754 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1736 ], "D": [ 1728 ], "Z": [ 1755 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1265 ], "A1": [ 1266 ], "B0": [ 1194 ], "B1": [ 1195 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1738 ], "COUT": [ 1756 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1757 ], "S1": [ 1758 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1269 ], "A1": [ 1271 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1756 ], "COUT": [ 1759 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1760 ], "S1": [ 1761 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1287 ], "B1": [ 1289 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1762 ], "COUT": [ 1763 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1764 ], "S1": [ 1765 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1325 ], "B1": [ 1327 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1766 ], "COUT": [ 1762 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1767 ], "S1": [ 1768 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1321 ], "B1": [ 1323 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1769 ], "COUT": [ 1766 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1770 ], "S1": [ 1771 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1317 ], "B1": [ 1319 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1734 ], "COUT": [ 1769 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1772 ], "S1": [ 1773 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1739 ], "D": [ 1724 ], "Z": [ 1774 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 198 ], "A1": [ 193 ], "B0": [ 12 ], "B1": [ 13 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1752 ], "COUT": [ 1775 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1776 ], "S1": [ 1777 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1740 ], "D": [ 1725 ], "Z": [ 1778 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1757 ], "D": [ 1721 ], "Z": [ 1779 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 201 ], "A1": [ 210 ], "B0": [ 14 ], "B1": [ 15 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1775 ], "COUT": [ 1780 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1781 ], "S1": [ 1782 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1758 ], "D": [ 1722 ], "Z": [ 1783 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1760 ], "D": [ 1718 ], "Z": [ 1784 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 200 ], "A1": [ 196 ], "B0": [ 16 ], "B1": [ 17 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1780 ], "COUT": [ 1785 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1786 ], "S1": [ 1787 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1761 ], "D": [ 1719 ], "Z": [ 1788 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1255 ], "A1": [ 1272 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1789 ], "COUT": [ 1790 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1791 ], "S1": [ 1792 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1270 ], "A1": [ 1254 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1759 ], "COUT": [ 1789 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1793 ], "S1": [ 1794 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1764 ], "D": [ 1715 ], "Z": [ 1795 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 205 ], "A1": [ 216 ], "B0": [ 18 ], "B1": [ 19 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1785 ], "COUT": [ 1796 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1797 ], "S1": [ 1798 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1765 ], "D": [ 1716 ], "Z": [ 1799 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 70 ], "B1": [ 71 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1708 ], "COUT": [ 1800 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1801 ], "S1": [ 1802 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 72 ], "B1": [ 73 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1800 ], "COUT": [ 1803 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1804 ], "S1": [ 1805 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 74 ], "B1": [ 75 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1803 ], "COUT": [ 1806 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1807 ], "S1": [ 1808 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 76 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1806 ], "COUT": [ 1809 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1810 ], "S1": [ 1811 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1313 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1812 ], "COUT": [ 1813 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1814 ], "S1": [ 1815 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1309 ], "B1": [ 1311 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1816 ], "COUT": [ 1812 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1817 ], "S1": [ 1818 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 28 ], "B1": [ 29 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1819 ], "COUT": [ 1820 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1821 ], "S1": [ 1822 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1823 ], "D": [ 1808 ], "Z": [ 1824 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1280 ], "A1": [ 1257 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1825 ], "COUT": [ 1826 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1827 ], "S1": [ 1823 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1258 ], "A1": [ "0" ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1826 ], "COUT": [ 1828 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1829 ], "S1": [ 1830 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 30 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1820 ], "COUT": [ 1831 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1832 ], "S1": [ 1833 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1339 ], "C": [ 1436 ], "D": [ 1352 ], "Z": [ 1608 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1814 ], "D": [ 1810 ], "Z": [ 1834 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1817 ], "D": [ 1807 ], "Z": [ 1835 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1303 ], "B1": [ 1305 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1836 ], "COUT": [ 1816 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1837 ], "S1": [ 1838 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 26 ], "B1": [ 27 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1839 ], "COUT": [ 1819 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1840 ], "S1": [ 1841 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1842 ], "D": [ 1805 ], "Z": [ 1843 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1278 ], "A1": [ 1279 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1844 ], "COUT": [ 1825 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1845 ], "S1": [ 1842 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1837 ], "D": [ 1804 ], "Z": [ 1846 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1267 ], "A1": [ 1275 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1847 ], "COUT": [ 1844 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1848 ], "S1": [ 1849 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 24 ], "B1": [ 25 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1850 ], "COUT": [ 1839 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1851 ], "S1": [ 1852 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1853 ], "D": [ 1802 ], "Z": [ 1854 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1299 ], "B1": [ 1301 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1855 ], "COUT": [ 1836 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1856 ], "S1": [ 1853 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1848 ], "D": [ 1801 ], "Z": [ 1857 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1273 ], "A1": [ 1274 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1790 ], "COUT": [ 1847 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1858 ], "S1": [ 1859 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1447 ], "A1": [ 1449 ], "B0": [ 22 ], "B1": [ 23 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1860 ], "COUT": [ 1850 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1861 ], "S1": [ 1862 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1352 ], "C": [ 1863 ], "D": [ 1710 ], "Z": [ 1864 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1295 ], "B1": [ 1297 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1865 ], "COUT": [ 1855 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1866 ], "S1": [ 1863 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1291 ], "B1": [ 1293 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1763 ], "COUT": [ 1865 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1867 ], "S1": [ 1868 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1791 ], "D": [ 1712 ], "Z": [ 1869 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1443 ], "A1": [ 1445 ], "B0": [ 20 ], "B1": [ 21 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1796 ], "COUT": [ 1860 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1870 ], "S1": [ 1871 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1792 ], "D": [ 1713 ], "Z": [ 1872 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1866 ], "D": [ 1861 ], "Z": [ 1873 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1873 ], "BLUT": [ 1874 ], "C0": [ 1875 ], "Z": [ 1587 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1874 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1876 ], "BLUT": [ 1877 ], "C0": [ 1746 ], "Z": [ 1582 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1878 ], "BLUT": [ 1879 ], "C0": [ 1750 ], "Z": [ 1581 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1880 ], "BLUT": [ 1881 ], "C0": [ 1795 ], "Z": [ 1583 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1793 ], "D": [ 1797 ], "Z": [ 1880 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1881 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1882 ], "BLUT": [ 1883 ], "C0": [ 1799 ], "Z": [ 1584 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1794 ], "D": [ 1798 ], "Z": [ 1882 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1883 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1884 ], "BLUT": [ 1885 ], "C0": [ 1869 ], "Z": [ 1585 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1867 ], "D": [ 1870 ], "Z": [ 1884 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1885 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1886 ], "BLUT": [ 1887 ], "C0": [ 1872 ], "Z": [ 1586 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1868 ], "D": [ 1871 ], "Z": [ 1886 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1887 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1888 ], "BLUT": [ 1889 ], "C0": [ 1864 ], "Z": [ 1588 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1859 ], "D": [ 1862 ], "Z": [ 1888 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1889 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1890 ], "BLUT": [ 1891 ], "C0": [ 1857 ], "Z": [ 1589 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1856 ], "D": [ 1851 ], "Z": [ 1890 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1891 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1892 ], "BLUT": [ 1893 ], "C0": [ 1854 ], "Z": [ 1590 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1849 ], "D": [ 1852 ], "Z": [ 1892 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1893 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1894 ], "BLUT": [ 1895 ], "C0": [ 1846 ], "Z": [ 1591 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1845 ], "D": [ 1840 ], "Z": [ 1894 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1895 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1896 ], "BLUT": [ 1897 ], "C0": [ 1843 ], "Z": [ 1592 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1838 ], "D": [ 1841 ], "Z": [ 1896 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1897 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1898 ], "BLUT": [ 1899 ], "C0": [ 1835 ], "Z": [ 1594 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1827 ], "D": [ 1821 ], "Z": [ 1898 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1899 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1745 ], "C": [ 1749 ], "D": [ 1608 ], "Z": [ 1878 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1879 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1900 ], "BLUT": [ 1901 ], "C0": [ 1751 ], "Z": [ 1593 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1902 ], "BLUT": [ 1903 ], "C0": [ 1824 ], "Z": [ 1595 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1818 ], "D": [ 1822 ], "Z": [ 1902 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1903 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1904 ], "BLUT": [ 1905 ], "C0": [ 1834 ], "Z": [ 1596 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1829 ], "D": [ 1832 ], "Z": [ 1904 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1905 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1742 ], "D": [ 1753 ], "Z": [ 1900 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1901 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1906 ], "BLUT": [ 1907 ], "C0": [ 1755 ], "Z": [ 1597 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1608 ], "C": [ 1743 ], "D": [ 1754 ], "Z": [ 1906 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1907 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1908 ], "BLUT": [ 1909 ], "C0": [ 1774 ], "Z": [ 1598 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1772 ], "D": [ 1776 ], "Z": [ 1908 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1909 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1910 ], "BLUT": [ 1911 ], "C0": [ 1778 ], "Z": [ 1599 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1773 ], "D": [ 1777 ], "Z": [ 1910 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1911 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1912 ], "BLUT": [ 1913 ], "C0": [ 1779 ], "Z": [ 1600 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1770 ], "D": [ 1781 ], "Z": [ 1912 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1913 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1914 ], "BLUT": [ 1915 ], "C0": [ 1783 ], "Z": [ 1601 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1771 ], "D": [ 1782 ], "Z": [ 1914 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1915 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1916 ], "BLUT": [ 1917 ], "C0": [ 1784 ], "Z": [ 1602 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1767 ], "D": [ 1786 ], "Z": [ 1916 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1917 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1918 ], "BLUT": [ 1919 ], "C0": [ 1788 ], "Z": [ 1603 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1339 ], "B": [ 1608 ], "C": [ 1768 ], "D": [ 1787 ], "Z": [ 1918 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1919 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1744 ], "C": [ 1748 ], "D": [ 1608 ], "Z": [ 1876 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1877 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1352 ], "C": [ 1858 ], "D": [ 1709 ], "Z": [ 1875 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1346 ], "Z": [ 1380 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 192 ], "C": [ 245 ], "D": [ 1920 ], "Z": [ 167 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111100100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 192 ], "C": [ 245 ], "D": [ 246 ], "Z": [ 1920 ] } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1347 ], "Z": [ 1435 ] } }, "state_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1357 ], "LSR": [ "0" ], "Q": [ 1358 ] } }, "state_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1363 ], "LSR": [ "0" ], "Q": [ 1350 ] } }, "state_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1355 ], "LSR": [ "0" ], "Q": [ 192 ] } }, "state_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1366 ], "LSR": [ "0" ], "Q": [ 1436 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1199 ], "D": [ 1921 ], "Z": [ 1657 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1199 ], "D": [ 1921 ], "Z": [ 1190 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1358 ], "C": [ 1374 ], "D": [ 1372 ], "Z": [ 1178 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 166 ], "C": [ 1172 ], "D": [ 1922 ], "Z": [ 1208 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1172 ], "D": [ 1922 ], "Z": [ 1375 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1923 ], "B": [ 1375 ], "C": [ 1362 ], "D": [ 1924 ], "Z": [ 1328 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1182 ], "B": [ 192 ], "C": [ 245 ], "D": [ 1172 ], "Z": [ 1923 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1925 ], "BLUT": [ 1926 ], "C0": [ 1435 ], "Z": [ 1924 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1925 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 1172 ], "C": [ 1920 ], "D": [ 1380 ], "Z": [ 1926 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1182 ], "C": [ 1375 ], "D": [ 1347 ], "Z": [ 1927 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 245 ], "B": [ 1367 ], "C": [ 1928 ], "D": [ 1927 ], "Z": [ 1348 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 245 ], "D": [ 1928 ], "Z": [ 1362 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 166 ], "D": [ 3 ], "Z": [ 1367 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1929 ], "B": [ 1930 ], "C": [ 1931 ], "D": [ 1932 ], "Z": [ 1928 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1933 ], "B": [ 1934 ], "C": [ 1935 ], "D": [ 1936 ], "Z": [ 1932 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100000010010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 77 ], "B": [ 1449 ], "C": [ 212 ], "D": [ 1937 ], "Z": [ 1929 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 91 ], "A1": [ 92 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1938 ], "COUT": [ 1939 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1940 ], "S1": [ 1937 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 89 ], "A1": [ 90 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1941 ], "COUT": [ 1938 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1942 ], "S1": [ 1943 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 87 ], "A1": [ 88 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1944 ], "COUT": [ 1941 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1945 ], "S1": [ 1946 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 85 ], "A1": [ 86 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1947 ], "COUT": [ 1944 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1948 ], "S1": [ 1949 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 83 ], "A1": [ 84 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1950 ], "COUT": [ 1947 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1951 ], "S1": [ 1952 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 81 ], "A1": [ 82 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1953 ], "COUT": [ 1950 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1954 ], "S1": [ 1955 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 79 ], "A1": [ 80 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1956 ], "COUT": [ 1953 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1957 ], "S1": [ 1958 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 77 ], "A1": [ 78 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1956 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1959 ], "S1": [ 1960 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 200 ], "B": [ 210 ], "C": [ 1952 ], "D": [ 1948 ], "Z": [ 1961 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1447 ], "B": [ 1445 ], "C": [ 1943 ], "D": [ 1940 ], "Z": [ 1936 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 208 ], "B": [ 214 ], "C": [ 1960 ], "D": [ 1957 ], "Z": [ 1933 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 201 ], "B": [ 193 ], "C": [ 1955 ], "D": [ 1951 ], "Z": [ 1934 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1443 ], "B": [ 216 ], "C": [ 1946 ], "D": [ 1942 ], "Z": [ 1935 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 205 ], "B": [ 196 ], "C": [ 1949 ], "D": [ 1945 ], "Z": [ 1930 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1962 ], "BLUT": [ 1963 ], "C0": [ 1961 ], "Z": [ 1931 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 198 ], "B": [ 204 ], "C": [ 1958 ], "D": [ 1954 ], "Z": [ 1962 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1963 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1964 ], "BLUT": [ 1965 ], "C0": [ 1928 ], "Z": [ 1437 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4 ], "C": [ 245 ], "D": [ 1368 ], "Z": [ 1964 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000010001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 4 ], "C": [ 245 ], "D": [ 1368 ], "Z": [ 1965 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 192 ], "D": [ 246 ], "Z": [ 1345 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1171 ], "B": [ 1173 ], "C": [ 1165 ], "D": [ 1166 ], "Z": [ 1922 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1966 ], "BLUT": [ 1967 ], "C0": [ 1968 ], "Z": [ 1921 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010010010010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 574 ], "B": [ 1194 ], "C": [ 575 ], "D": [ 1969 ], "Z": [ 1966 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1967 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1507 ], "D": [ 1195 ], "Z": [ 1969 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1970 ], "BLUT": [ 1971 ], "C0": [ 1186 ], "Z": [ 1968 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 575 ], "B": [ 1207 ], "C": [ 1206 ], "D": [ 1188 ], "Z": [ 1970 ] } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1971 ] } }, "table_base_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 34 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1972 ], "Z": [ 1314 ] } }, "table_base_LUT4_A_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "1" ], "B0": [ 1307 ], "B1": [ 1315 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1973 ], "COUT": [ 1974 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1975 ], "S1": [ 1972 ] } }, "table_base_LUT4_A_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 39 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1976 ], "Z": [ 1324 ] } }, "table_base_LUT4_A_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 51 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1977 ], "Z": [ 1308 ] } }, "table_base_LUT4_A_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 45 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1978 ], "Z": [ 1294 ] } }, "table_base_LUT4_A_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 46 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1979 ], "Z": [ 1296 ] } }, "table_base_LUT4_A_Z_LUT4_Z_11_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1295 ], "B1": [ 1297 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1980 ], "COUT": [ 1981 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1978 ], "S1": [ 1979 ] } }, "table_base_LUT4_A_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 47 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1982 ], "Z": [ 1298 ] } }, "table_base_LUT4_A_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 48 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1983 ], "Z": [ 1300 ] } }, "table_base_LUT4_A_Z_LUT4_Z_13_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1299 ], "B1": [ 1301 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1981 ], "COUT": [ 1984 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1982 ], "S1": [ 1983 ] } }, "table_base_LUT4_A_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 49 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1985 ], "Z": [ 1302 ] } }, "table_base_LUT4_A_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 32 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1986 ], "Z": [ 1284 ] } }, "table_base_LUT4_A_Z_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 1283 ], "B1": [ 1285 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1973 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1987 ], "S1": [ 1986 ] } }, "table_base_LUT4_A_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1988 ], "Z": [ 1290 ] } }, "table_base_LUT4_A_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 52 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1989 ], "Z": [ 1310 ] } }, "table_base_LUT4_A_Z_LUT4_Z_17_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1309 ], "B1": [ 1311 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1990 ], "COUT": [ 1991 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1977 ], "S1": [ 1989 ] } }, "table_base_LUT4_A_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 50 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1992 ], "Z": [ 1304 ] } }, "table_base_LUT4_A_Z_LUT4_Z_18_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1303 ], "B1": [ 1305 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1984 ], "COUT": [ 1990 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1985 ], "S1": [ 1992 ] } }, "table_base_LUT4_A_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 33 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1975 ], "Z": [ 1306 ] } }, "table_base_LUT4_A_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 38 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1993 ], "Z": [ 1322 ] } }, "table_base_LUT4_A_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 36 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1994 ], "Z": [ 1318 ] } }, "table_base_LUT4_A_Z_LUT4_Z_20_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1317 ], "B1": [ 1319 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1974 ], "COUT": [ 1995 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1996 ], "S1": [ 1994 ] } }, "table_base_LUT4_A_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 31 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1283 ], "Z": [ 1282 ] } }, "table_base_LUT4_A_Z_LUT4_Z_2_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1321 ], "B1": [ 1323 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1995 ], "COUT": [ 1997 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1998 ], "S1": [ 1993 ] } }, "table_base_LUT4_A_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 53 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1999 ], "Z": [ 1312 ] } }, "table_base_LUT4_A_Z_LUT4_Z_3_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1313 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1991 ], "COUT": [ 2000 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1999 ], "S1": [ 2001 ] } }, "table_base_LUT4_A_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 35 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1996 ], "Z": [ 1316 ] } }, "table_base_LUT4_A_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 37 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 1998 ], "Z": [ 1320 ] } }, "table_base_LUT4_A_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 40 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 2002 ], "Z": [ 1326 ] } }, "table_base_LUT4_A_Z_LUT4_Z_6_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1325 ], "B1": [ 1327 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1997 ], "COUT": [ 2003 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1976 ], "S1": [ 2002 ] } }, "table_base_LUT4_A_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 41 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 2004 ], "Z": [ 1286 ] } }, "table_base_LUT4_A_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 42 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 2005 ], "Z": [ 1288 ] } }, "table_base_LUT4_A_Z_LUT4_Z_8_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1287 ], "B1": [ 1289 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2003 ], "COUT": [ 2006 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2004 ], "S1": [ 2005 ] } }, "table_base_LUT4_A_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 44 ], "B": [ 1182 ], "C": [ 192 ], "D": [ 2007 ], "Z": [ 1292 ] } }, "table_base_LUT4_A_Z_LUT4_Z_9_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1291 ], "B1": [ 1293 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2006 ], "COUT": [ 1980 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1988 ], "S1": [ 2007 ] } }, "u_act_buffer": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:193.7-197.6", "module": "$paramod$c614a16d6b975c0ec2885ffa17a962bce4ddbcec\\act_buffer", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "act_buffer", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:32.1-64.10" }, "port_directions": { }, "connections": { } }, "u_act_buffer.mem.0.0": { "hide_name": 0, "type": "DP16KD", "parameters": { "ASYNC_RESET_RELEASE": "ASYNC", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000000100", "DATA_WIDTH_B": "00000000000000000000000000000100", "GSR": "DISABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "ASYNC", "WRITEMODE_A": "READBEFOREWRITE", "WRITEMODE_B": "READBEFOREWRITE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:131.3-249.2" }, "port_directions": { "ADA0": "input", "ADA1": "input", "ADA10": "input", "ADA11": "input", "ADA12": "input", "ADA13": "input", "ADA2": "input", "ADA3": "input", "ADA4": "input", "ADA5": "input", "ADA6": "input", "ADA7": "input", "ADA8": "input", "ADA9": "input", "ADB0": "input", "ADB1": "input", "ADB10": "input", "ADB11": "input", "ADB12": "input", "ADB13": "input", "ADB2": "input", "ADB3": "input", "ADB4": "input", "ADB5": "input", "ADB6": "input", "ADB7": "input", "ADB8": "input", "ADB9": "input", "CEA": "input", "CEB": "input", "CLKA": "input", "CLKB": "input", "CSA0": "input", "CSA1": "input", "CSA2": "input", "CSB0": "input", "CSB1": "input", "CSB2": "input", "DIA0": "input", "DIA1": "input", "DIA10": "input", "DIA11": "input", "DIA12": "input", "DIA13": "input", "DIA14": "input", "DIA15": "input", "DIA16": "input", "DIA17": "input", "DIA2": "input", "DIA3": "input", "DIA4": "input", "DIA5": "input", "DIA6": "input", "DIA7": "input", "DIA8": "input", "DIA9": "input", "DIB0": "input", "DIB1": "input", "DIB10": "input", "DIB11": "input", "DIB12": "input", "DIB13": "input", "DIB14": "input", "DIB15": "input", "DIB16": "input", "DIB17": "input", "DIB2": "input", "DIB3": "input", "DIB4": "input", "DIB5": "input", "DIB6": "input", "DIB7": "input", "DIB8": "input", "DIB9": "input", "DOA0": "output", "DOA1": "output", "DOA10": "output", "DOA11": "output", "DOA12": "output", "DOA13": "output", "DOA14": "output", "DOA15": "output", "DOA16": "output", "DOA17": "output", "DOA2": "output", "DOA3": "output", "DOA4": "output", "DOA5": "output", "DOA6": "output", "DOA7": "output", "DOA8": "output", "DOA9": "output", "DOB0": "output", "DOB1": "output", "DOB10": "output", "DOB11": "output", "DOB12": "output", "DOB13": "output", "DOB14": "output", "DOB15": "output", "DOB16": "output", "DOB17": "output", "DOB2": "output", "DOB3": "output", "DOB4": "output", "DOB5": "output", "DOB6": "output", "DOB7": "output", "DOB8": "output", "DOB9": "output", "OCEA": "input", "OCEB": "input", "RSTA": "input", "RSTB": "input", "WEA": "input", "WEB": "input" }, "connections": { "ADA0": [ "0" ], "ADA1": [ "0" ], "ADA10": [ 2008 ], "ADA11": [ 2009 ], "ADA12": [ 2010 ], "ADA13": [ 2011 ], "ADA2": [ 2012 ], "ADA3": [ 2013 ], "ADA4": [ 2014 ], "ADA5": [ 2015 ], "ADA6": [ 2016 ], "ADA7": [ 2017 ], "ADA8": [ 2018 ], "ADA9": [ 2019 ], "ADB0": [ "0" ], "ADB1": [ "0" ], "ADB10": [ 1627 ], "ADB11": [ 1628 ], "ADB12": [ 1622 ], "ADB13": [ 1623 ], "ADB2": [ 1647 ], "ADB3": [ 1648 ], "ADB4": [ 1642 ], "ADB5": [ 1643 ], "ADB6": [ 1637 ], "ADB7": [ 1638 ], "ADB8": [ 1632 ], "ADB9": [ 1633 ], "CEA": [ "1" ], "CEB": [ "1" ], "CLKA": [ 2 ], "CLKB": [ 2 ], "CSA0": [ "0" ], "CSA1": [ "0" ], "CSA2": [ "0" ], "CSB0": [ "0" ], "CSB1": [ "0" ], "CSB2": [ "0" ], "DIA0": [ 2020 ], "DIA1": [ 2021 ], "DIA10": [ "0" ], "DIA11": [ "0" ], "DIA12": [ "0" ], "DIA13": [ "0" ], "DIA14": [ "0" ], "DIA15": [ "0" ], "DIA16": [ "0" ], "DIA17": [ "0" ], "DIA2": [ 2022 ], "DIA3": [ 2023 ], "DIA4": [ "0" ], "DIA5": [ "0" ], "DIA6": [ "0" ], "DIA7": [ "0" ], "DIA8": [ "0" ], "DIA9": [ "0" ], "DIB0": [ "x" ], "DIB1": [ "x" ], "DIB10": [ "0" ], "DIB11": [ "0" ], "DIB12": [ "0" ], "DIB13": [ "0" ], "DIB14": [ "0" ], "DIB15": [ "0" ], "DIB16": [ "0" ], "DIB17": [ "0" ], "DIB2": [ "x" ], "DIB3": [ "x" ], "DIB4": [ "0" ], "DIB5": [ "0" ], "DIB6": [ "0" ], "DIB7": [ "0" ], "DIB8": [ "0" ], "DIB9": [ "0" ], "DOA0": [ 2024 ], "DOA1": [ 2025 ], "DOA10": [ 2026 ], "DOA11": [ 2027 ], "DOA12": [ 2028 ], "DOA13": [ 2029 ], "DOA14": [ 2030 ], "DOA15": [ 2031 ], "DOA16": [ 2032 ], "DOA17": [ 2033 ], "DOA2": [ 2034 ], "DOA3": [ 2035 ], "DOA4": [ 2036 ], "DOA5": [ 2037 ], "DOA6": [ 2038 ], "DOA7": [ 2039 ], "DOA8": [ 2040 ], "DOA9": [ 2041 ], "DOB0": [ 2042 ], "DOB1": [ 2043 ], "DOB10": [ 2044 ], "DOB11": [ 2045 ], "DOB12": [ 2046 ], "DOB13": [ 2047 ], "DOB14": [ 2048 ], "DOB15": [ 2049 ], "DOB16": [ 2050 ], "DOB17": [ 2051 ], "DOB2": [ 2052 ], "DOB3": [ 2053 ], "DOB4": [ 2054 ], "DOB5": [ 2055 ], "DOB6": [ 2056 ], "DOB7": [ 2057 ], "DOB8": [ 2058 ], "DOB9": [ 2059 ], "OCEA": [ "1" ], "OCEB": [ "1" ], "RSTA": [ "0" ], "RSTB": [ "0" ], "WEA": [ 242 ], "WEB": [ "0" ] } }, "u_act_buffer.mem.0.0_ADA12_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1622 ], "C": [ 2010 ], "D": [ 2060 ], "Z": [ 2061 ] } }, "u_act_buffer.mem.0.0_ADA12_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110100001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2009 ], "B": [ 1628 ], "C": [ 2018 ], "D": [ 1632 ], "Z": [ 2062 ] } }, "u_act_buffer.mem.0.0_ADA12_LUT4_D_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ "0" ], "Q": [ 2017 ] } }, "u_act_buffer.mem.0.0_ADA12_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1627 ], "B": [ 2008 ], "C": [ 1637 ], "D": [ 2016 ], "Z": [ 2060 ] } }, "u_act_buffer.mem.0.0_ADA12_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 173 ], "LSR": [ "0" ], "Q": [ 2010 ] } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1648 ], "B": [ 2013 ], "C": [ 2012 ], "D": [ 1647 ], "Z": [ 2063 ] } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1623 ], "B": [ 2011 ], "C": [ 2064 ], "D": [ 2065 ], "Z": [ 2066 ] } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2019 ], "B": [ 1633 ], "C": [ 242 ], "D": [ 2067 ], "Z": [ 2068 ] } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2014 ], "C": [ 1642 ], "D": [ 2069 ], "Z": [ 2067 ] } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1638 ], "B": [ 2017 ], "C": [ 2062 ], "D": [ 2061 ], "Z": [ 2070 ] } }, "u_act_buffer.mem.0.0_ADA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 169 ], "LSR": [ "0" ], "Q": [ 2012 ] } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2015 ], "B": [ 1643 ], "C": [ 1648 ], "D": [ 2013 ], "Z": [ 2064 ] } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2071 ], "BLUT": [ 2072 ], "C0": [ 2073 ], "Z": [ 2065 ] } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2009 ], "B": [ 1628 ], "C": [ 2019 ], "D": [ 1633 ], "Z": [ 2071 ] } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 2072 ] } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 175 ], "LSR": [ "0" ], "Q": [ 2011 ] } }, "u_act_buffer.mem.0.0_ADA3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 171 ], "LSR": [ "0" ], "Q": [ 2013 ] } }, "u_act_buffer.mem.0.0_ADA4_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1627 ], "B": [ 2008 ], "C": [ 2018 ], "D": [ 1632 ], "Z": [ 2069 ] } }, "u_act_buffer.mem.0.0_ADA4_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 177 ], "LSR": [ "0" ], "Q": [ 2014 ] } }, "u_act_buffer.mem.0.0_ADA6_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1637 ], "B": [ 2016 ], "C": [ 2015 ], "D": [ 1643 ], "Z": [ 2073 ] } }, "u_act_buffer.mem.0.0_ADA6_LUT4_C_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 187 ], "LSR": [ "0" ], "Q": [ 2019 ] } }, "u_act_buffer.mem.0.0_ADA6_LUT4_C_Z_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 191 ], "LSR": [ "0" ], "Q": [ 2009 ] } }, "u_act_buffer.mem.0.0_ADA6_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ "0" ], "Q": [ 2015 ] } }, "u_act_buffer.mem.0.0_ADA6_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ "0" ], "Q": [ 2016 ] } }, "u_act_buffer.mem.0.0_ADA8_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ "0" ], "Q": [ 2018 ] } }, "u_act_buffer.mem.0.0_ADA8_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 189 ], "LSR": [ "0" ], "Q": [ 2008 ] } }, "u_act_buffer.mem.0.0_DIA0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 218 ], "LSR": [ "0" ], "Q": [ 2020 ] } }, "u_act_buffer.mem.0.0_DIA1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 220 ], "LSR": [ "0" ], "Q": [ 2021 ] } }, "u_act_buffer.mem.0.0_DIA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 222 ], "LSR": [ "0" ], "Q": [ 2022 ] } }, "u_act_buffer.mem.0.0_DIA3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 224 ], "LSR": [ "0" ], "Q": [ 2023 ] } }, "u_act_buffer.mem.0.0_DOB0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2020 ], "LSR": [ "0" ], "Q": [ 2074 ] } }, "u_act_buffer.mem.0.0_DOB1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2021 ], "LSR": [ "0" ], "Q": [ 2075 ] } }, "u_act_buffer.mem.0.0_DOB2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2022 ], "LSR": [ "0" ], "Q": [ 2076 ] } }, "u_act_buffer.mem.0.0_DOB2_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2077 ], "LSR": [ "0" ], "Q": [ 2078 ] } }, "u_act_buffer.mem.0.0_DOB2_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2063 ], "B": [ 2070 ], "C": [ 2068 ], "D": [ 2066 ], "Z": [ 2077 ] } }, "u_act_buffer.mem.0.0_DOB3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2023 ], "LSR": [ "0" ], "Q": [ 2079 ] } }, "u_act_buffer.mem.0.1": { "hide_name": 0, "type": "DP16KD", "parameters": { "ASYNC_RESET_RELEASE": "ASYNC", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000000100", "DATA_WIDTH_B": "00000000000000000000000000000100", "GSR": "DISABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "ASYNC", "WRITEMODE_A": "READBEFOREWRITE", "WRITEMODE_B": "READBEFOREWRITE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:131.3-249.2" }, "port_directions": { "ADA0": "input", "ADA1": "input", "ADA10": "input", "ADA11": "input", "ADA12": "input", "ADA13": "input", "ADA2": "input", "ADA3": "input", "ADA4": "input", "ADA5": "input", "ADA6": "input", "ADA7": "input", "ADA8": "input", "ADA9": "input", "ADB0": "input", "ADB1": "input", "ADB10": "input", "ADB11": "input", "ADB12": "input", "ADB13": "input", "ADB2": "input", "ADB3": "input", "ADB4": "input", "ADB5": "input", "ADB6": "input", "ADB7": "input", "ADB8": "input", "ADB9": "input", "CEA": "input", "CEB": "input", "CLKA": "input", "CLKB": "input", "CSA0": "input", "CSA1": "input", "CSA2": "input", "CSB0": "input", "CSB1": "input", "CSB2": "input", "DIA0": "input", "DIA1": "input", "DIA10": "input", "DIA11": "input", "DIA12": "input", "DIA13": "input", "DIA14": "input", "DIA15": "input", "DIA16": "input", "DIA17": "input", "DIA2": "input", "DIA3": "input", "DIA4": "input", "DIA5": "input", "DIA6": "input", "DIA7": "input", "DIA8": "input", "DIA9": "input", "DIB0": "input", "DIB1": "input", "DIB10": "input", "DIB11": "input", "DIB12": "input", "DIB13": "input", "DIB14": "input", "DIB15": "input", "DIB16": "input", "DIB17": "input", "DIB2": "input", "DIB3": "input", "DIB4": "input", "DIB5": "input", "DIB6": "input", "DIB7": "input", "DIB8": "input", "DIB9": "input", "DOA0": "output", "DOA1": "output", "DOA10": "output", "DOA11": "output", "DOA12": "output", "DOA13": "output", "DOA14": "output", "DOA15": "output", "DOA16": "output", "DOA17": "output", "DOA2": "output", "DOA3": "output", "DOA4": "output", "DOA5": "output", "DOA6": "output", "DOA7": "output", "DOA8": "output", "DOA9": "output", "DOB0": "output", "DOB1": "output", "DOB10": "output", "DOB11": "output", "DOB12": "output", "DOB13": "output", "DOB14": "output", "DOB15": "output", "DOB16": "output", "DOB17": "output", "DOB2": "output", "DOB3": "output", "DOB4": "output", "DOB5": "output", "DOB6": "output", "DOB7": "output", "DOB8": "output", "DOB9": "output", "OCEA": "input", "OCEB": "input", "RSTA": "input", "RSTB": "input", "WEA": "input", "WEB": "input" }, "connections": { "ADA0": [ "0" ], "ADA1": [ "0" ], "ADA10": [ 2008 ], "ADA11": [ 2009 ], "ADA12": [ 2010 ], "ADA13": [ 2011 ], "ADA2": [ 2012 ], "ADA3": [ 2013 ], "ADA4": [ 2014 ], "ADA5": [ 2015 ], "ADA6": [ 2016 ], "ADA7": [ 2017 ], "ADA8": [ 2018 ], "ADA9": [ 2019 ], "ADB0": [ "0" ], "ADB1": [ "0" ], "ADB10": [ 1627 ], "ADB11": [ 1628 ], "ADB12": [ 1622 ], "ADB13": [ 1623 ], "ADB2": [ 1647 ], "ADB3": [ 1648 ], "ADB4": [ 1642 ], "ADB5": [ 1643 ], "ADB6": [ 1637 ], "ADB7": [ 1638 ], "ADB8": [ 1632 ], "ADB9": [ 1633 ], "CEA": [ "1" ], "CEB": [ "1" ], "CLKA": [ 2 ], "CLKB": [ 2 ], "CSA0": [ "0" ], "CSA1": [ "0" ], "CSA2": [ "0" ], "CSB0": [ "0" ], "CSB1": [ "0" ], "CSB2": [ "0" ], "DIA0": [ 2080 ], "DIA1": [ 2081 ], "DIA10": [ "0" ], "DIA11": [ "0" ], "DIA12": [ "0" ], "DIA13": [ "0" ], "DIA14": [ "0" ], "DIA15": [ "0" ], "DIA16": [ "0" ], "DIA17": [ "0" ], "DIA2": [ 2082 ], "DIA3": [ 2083 ], "DIA4": [ "0" ], "DIA5": [ "0" ], "DIA6": [ "0" ], "DIA7": [ "0" ], "DIA8": [ "0" ], "DIA9": [ "0" ], "DIB0": [ "x" ], "DIB1": [ "x" ], "DIB10": [ "0" ], "DIB11": [ "0" ], "DIB12": [ "0" ], "DIB13": [ "0" ], "DIB14": [ "0" ], "DIB15": [ "0" ], "DIB16": [ "0" ], "DIB17": [ "0" ], "DIB2": [ "x" ], "DIB3": [ "x" ], "DIB4": [ "0" ], "DIB5": [ "0" ], "DIB6": [ "0" ], "DIB7": [ "0" ], "DIB8": [ "0" ], "DIB9": [ "0" ], "DOA0": [ 2084 ], "DOA1": [ 2085 ], "DOA10": [ 2086 ], "DOA11": [ 2087 ], "DOA12": [ 2088 ], "DOA13": [ 2089 ], "DOA14": [ 2090 ], "DOA15": [ 2091 ], "DOA16": [ 2092 ], "DOA17": [ 2093 ], "DOA2": [ 2094 ], "DOA3": [ 2095 ], "DOA4": [ 2096 ], "DOA5": [ 2097 ], "DOA6": [ 2098 ], "DOA7": [ 2099 ], "DOA8": [ 2100 ], "DOA9": [ 2101 ], "DOB0": [ 2102 ], "DOB1": [ 2103 ], "DOB10": [ 2104 ], "DOB11": [ 2105 ], "DOB12": [ 2106 ], "DOB13": [ 2107 ], "DOB14": [ 2108 ], "DOB15": [ 2109 ], "DOB16": [ 2110 ], "DOB17": [ 2111 ], "DOB2": [ 2112 ], "DOB3": [ 2113 ], "DOB4": [ 2114 ], "DOB5": [ 2115 ], "DOB6": [ 2116 ], "DOB7": [ 2117 ], "DOB8": [ 2118 ], "DOB9": [ 2119 ], "OCEA": [ "1" ], "OCEB": [ "1" ], "RSTA": [ "0" ], "RSTB": [ "0" ], "WEA": [ 242 ], "WEB": [ "0" ] } }, "u_act_buffer.mem.0.1_DIA0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 226 ], "LSR": [ "0" ], "Q": [ 2080 ] } }, "u_act_buffer.mem.0.1_DIA1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 228 ], "LSR": [ "0" ], "Q": [ 2081 ] } }, "u_act_buffer.mem.0.1_DIA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 230 ], "LSR": [ "0" ], "Q": [ 2082 ] } }, "u_act_buffer.mem.0.1_DIA3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 232 ], "LSR": [ "0" ], "Q": [ 2083 ] } }, "u_act_buffer.mem.0.1_DOB0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2080 ], "LSR": [ "0" ], "Q": [ 2120 ] } }, "u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2081 ], "LSR": [ "0" ], "Q": [ 2121 ] } }, "u_act_buffer.mem.0.1_DOB2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2082 ], "LSR": [ "0" ], "Q": [ 2122 ] } }, "u_act_buffer.mem.0.1_DOB3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2083 ], "LSR": [ "0" ], "Q": [ 2123 ] } }, "u_act_buffer.rd_data_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2076 ], "C": [ 2052 ], "D": [ 2078 ], "Z": [ 2124 ] } }, "u_act_buffer.rd_data_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2079 ], "C": [ 2053 ], "D": [ 2078 ], "Z": [ 2125 ] } }, "u_act_buffer.rd_data_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2112 ], "C": [ 2122 ], "D": [ 2078 ], "Z": [ 2126 ] } }, "u_act_buffer.rd_data_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2120 ], "C": [ 2102 ], "D": [ 2078 ], "Z": [ 2127 ] } }, "u_act_buffer.rd_data_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2042 ], "C": [ 2074 ], "D": [ 2078 ], "Z": [ 2128 ] } }, "u_act_buffer.rd_data_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2121 ], "C": [ 2103 ], "D": [ 2078 ], "Z": [ 2129 ] } }, "u_act_buffer.rd_data_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2075 ], "C": [ 2043 ], "D": [ 2078 ], "Z": [ 2130 ] } }, "u_act_buffer.rd_data_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2123 ], "C": [ 2113 ], "D": [ 2078 ], "Z": [ 2131 ] } }, "u_neuron": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:233.7-239.6", "module": "$paramod$18f95495176adabb8b1efa1a4c23d17992af7212\\neuron_parallel", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "neuron_parallel", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:1.1-201.10" }, "port_directions": { }, "connections": { } }, "u_neuron.acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 839 ], "LSR": [ 1575 ], "Q": [ 579 ] } }, "u_neuron.acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 813 ], "LSR": [ 1575 ], "Q": [ 770 ] } }, "u_neuron.acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 840 ], "LSR": [ 1575 ], "Q": [ 1036 ] } }, "u_neuron.acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 805 ], "LSR": [ 1575 ], "Q": [ 1095 ] } }, "u_neuron.acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 809 ], "LSR": [ 1575 ], "Q": [ 1011 ] } }, "u_neuron.acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 806 ], "LSR": [ 1575 ], "Q": [ 1014 ] } }, "u_neuron.acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 836 ], "LSR": [ 1575 ], "Q": [ 1109 ] } }, "u_neuron.acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 810 ], "LSR": [ 1575 ], "Q": [ 971 ] } }, "u_neuron.acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 801 ], "LSR": [ 1575 ], "Q": [ 969 ] } }, "u_neuron.acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 803 ], "LSR": [ 1575 ], "Q": [ 961 ] } }, "u_neuron.acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 808 ], "LSR": [ 1575 ], "Q": [ 960 ] } }, "u_neuron.acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 812 ], "LSR": [ 1575 ], "Q": [ 957 ] } }, "u_neuron.acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 837 ], "LSR": [ 1575 ], "Q": [ 759 ] } }, "u_neuron.acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 815 ], "LSR": [ 1575 ], "Q": [ 954 ] } }, "u_neuron.acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 817 ], "LSR": [ 1575 ], "Q": [ 949 ] } }, "u_neuron.acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 819 ], "LSR": [ 1575 ], "Q": [ 946 ] } }, "u_neuron.acc_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 821 ], "LSR": [ 1575 ], "Q": [ 944 ] } }, "u_neuron.acc_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 823 ], "LSR": [ 1575 ], "Q": [ 942 ] } }, "u_neuron.acc_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 825 ], "LSR": [ 1575 ], "Q": [ 940 ] } }, "u_neuron.acc_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 827 ], "LSR": [ 1575 ], "Q": [ 938 ] } }, "u_neuron.acc_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 829 ], "LSR": [ 1575 ], "Q": [ 936 ] } }, "u_neuron.acc_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 831 ], "LSR": [ 1575 ], "Q": [ 934 ] } }, "u_neuron.acc_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 833 ], "LSR": [ 1575 ], "Q": [ 930 ] } }, "u_neuron.acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 838 ], "LSR": [ 1575 ], "Q": [ 743 ] } }, "u_neuron.acc_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 798 ], "LSR": [ 1575 ], "Q": [ 1114 ] } }, "u_neuron.acc_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 800 ], "LSR": [ 1575 ], "Q": [ 1118 ] } }, "u_neuron.acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 835 ], "LSR": [ 1575 ], "Q": [ 735 ] } }, "u_neuron.acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 841 ], "LSR": [ 1575 ], "Q": [ 729 ] } }, "u_neuron.acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 796 ], "LSR": [ 1575 ], "Q": [ 721 ] } }, "u_neuron.acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 804 ], "LSR": [ 1575 ], "Q": [ 1075 ] } }, "u_neuron.acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 802 ], "LSR": [ 1575 ], "Q": [ 1079 ] } }, "u_neuron.acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1573 ], "CLK": [ 2 ], "DI": [ 834 ], "LSR": [ 1575 ], "Q": [ 1038 ] } }, "u_neuron.busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2132 ], "LSR": [ 3 ], "Q": [ 1573 ] } }, "u_neuron.busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1573 ], "C": [ 1574 ], "D": [ 578 ], "Z": [ 2132 ] } }, "u_neuron.done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 578 ], "LSR": [ 2133 ], "Q": [ 246 ] } }, "u_neuron.done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 1573 ], "Z": [ 2133 ] } }, "u_neuron.group_index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2134 ], "CLK": [ 2 ], "DI": [ 2135 ], "LSR": [ 1575 ], "Q": [ 577 ] } }, "u_neuron.group_index_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2134 ], "CLK": [ 2 ], "DI": [ 2136 ], "LSR": [ 1575 ], "Q": [ 576 ] } }, "u_neuron.group_index_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2136 ] } }, "u_neuron.group_index_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1573 ], "D": [ 578 ], "Z": [ 2134 ] } }, "u_neuron.group_index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 577 ], "Z": [ 2135 ] } }, "u_neuron.u_mac8": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:116.7-121.6", "hdlname": "u_neuron u_mac8", "module": "$paramod$24a3a7236073cb7c12a30999f26614228c51a089\\mac8", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac8", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:1.1-117.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2137 ], "A1": [ 2138 ], "A10": [ 2139 ], "A11": [ 2139 ], "A12": [ 2139 ], "A13": [ 2139 ], "A14": [ 2139 ], "A15": [ 2139 ], "A16": [ 2139 ], "A17": [ 2139 ], "A2": [ 2140 ], "A3": [ 2141 ], "A4": [ 2142 ], "A5": [ 2143 ], "A6": [ 2144 ], "A7": [ 2139 ], "A8": [ 2139 ], "A9": [ 2139 ], "B0": [ 2145 ], "B1": [ 2146 ], "B10": [ 2147 ], "B11": [ 2147 ], "B12": [ 2147 ], "B13": [ 2147 ], "B14": [ 2147 ], "B15": [ 2147 ], "B16": [ 2147 ], "B17": [ 2147 ], "B2": [ 2148 ], "B3": [ 2149 ], "B4": [ 2150 ], "B5": [ 2151 ], "B6": [ 2152 ], "B7": [ 2147 ], "B8": [ 2147 ], "B9": [ 2147 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 568 ], "P1": [ 592 ], "P10": [ 1092 ], "P11": [ 1049 ], "P12": [ 1019 ], "P13": [ 999 ], "P14": [ 984 ], "P15": [ 967 ], "P16": [ 2153 ], "P17": [ 2154 ], "P18": [ 2155 ], "P19": [ 2156 ], "P2": [ 613 ], "P20": [ 2157 ], "P21": [ 2158 ], "P22": [ 2159 ], "P23": [ 2160 ], "P24": [ 2161 ], "P25": [ 2162 ], "P26": [ 2163 ], "P27": [ 2164 ], "P28": [ 2165 ], "P29": [ 2166 ], "P3": [ 632 ], "P30": [ 2167 ], "P31": [ 2168 ], "P32": [ 2169 ], "P33": [ 2170 ], "P34": [ 2171 ], "P35": [ 2172 ], "P4": [ 655 ], "P5": [ 676 ], "P6": [ 697 ], "P7": [ 711 ], "P8": [ 1083 ], "P9": [ 1060 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2173 ], "A1": [ 2174 ], "A10": [ 2175 ], "A11": [ 2175 ], "A12": [ 2175 ], "A13": [ 2175 ], "A14": [ 2175 ], "A15": [ 2175 ], "A16": [ 2175 ], "A17": [ 2175 ], "A2": [ 2176 ], "A3": [ 2177 ], "A4": [ 2178 ], "A5": [ 2179 ], "A6": [ 2180 ], "A7": [ 2175 ], "A8": [ 2175 ], "A9": [ 2175 ], "B0": [ 2181 ], "B1": [ 2182 ], "B10": [ 2183 ], "B11": [ 2183 ], "B12": [ 2183 ], "B13": [ 2183 ], "B14": [ 2183 ], "B15": [ 2183 ], "B16": [ 2183 ], "B17": [ 2183 ], "B2": [ 2184 ], "B3": [ 2185 ], "B4": [ 2186 ], "B5": [ 2187 ], "B6": [ 2188 ], "B7": [ 2183 ], "B8": [ 2183 ], "B9": [ 2183 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 569 ], "P1": [ 590 ], "P10": [ 1093 ], "P11": [ 1051 ], "P12": [ 1018 ], "P13": [ 1000 ], "P14": [ 985 ], "P15": [ 966 ], "P16": [ 2189 ], "P17": [ 2190 ], "P18": [ 2191 ], "P19": [ 2192 ], "P2": [ 612 ], "P20": [ 2193 ], "P21": [ 2194 ], "P22": [ 2195 ], "P23": [ 2196 ], "P24": [ 2197 ], "P25": [ 2198 ], "P26": [ 2199 ], "P27": [ 2200 ], "P28": [ 2201 ], "P29": [ 2202 ], "P3": [ 634 ], "P30": [ 2203 ], "P31": [ 2204 ], "P32": [ 2205 ], "P33": [ 2206 ], "P34": [ 2207 ], "P35": [ 2208 ], "P4": [ 653 ], "P5": [ 674 ], "P6": [ 695 ], "P7": [ 712 ], "P8": [ 1085 ], "P9": [ 1059 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2209 ], "A1": [ 2210 ], "A10": [ 2211 ], "A11": [ 2211 ], "A12": [ 2211 ], "A13": [ 2211 ], "A14": [ 2211 ], "A15": [ 2211 ], "A16": [ 2211 ], "A17": [ 2211 ], "A2": [ 2212 ], "A3": [ 2213 ], "A4": [ 2214 ], "A5": [ 2215 ], "A6": [ 2216 ], "A7": [ 2211 ], "A8": [ 2211 ], "A9": [ 2211 ], "B0": [ 2217 ], "B1": [ 2218 ], "B10": [ 2219 ], "B11": [ 2219 ], "B12": [ 2219 ], "B13": [ 2219 ], "B14": [ 2219 ], "B15": [ 2219 ], "B16": [ 2219 ], "B17": [ 2219 ], "B2": [ 2220 ], "B3": [ 2221 ], "B4": [ 2222 ], "B5": [ 2223 ], "B6": [ 2224 ], "B7": [ 2219 ], "B8": [ 2219 ], "B9": [ 2219 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 570 ], "P1": [ 591 ], "P10": [ 1094 ], "P11": [ 1050 ], "P12": [ 1017 ], "P13": [ 1001 ], "P14": [ 983 ], "P15": [ 965 ], "P16": [ 2225 ], "P17": [ 2226 ], "P18": [ 2227 ], "P19": [ 2228 ], "P2": [ 611 ], "P20": [ 2229 ], "P21": [ 2230 ], "P22": [ 2231 ], "P23": [ 2232 ], "P24": [ 2233 ], "P25": [ 2234 ], "P26": [ 2235 ], "P27": [ 2236 ], "P28": [ 2237 ], "P29": [ 2238 ], "P3": [ 633 ], "P30": [ 2239 ], "P31": [ 2240 ], "P32": [ 2241 ], "P33": [ 2242 ], "P34": [ 2243 ], "P35": [ 2244 ], "P4": [ 654 ], "P5": [ 675 ], "P6": [ 696 ], "P7": [ 713 ], "P8": [ 1084 ], "P9": [ 1061 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2245 ], "A1": [ 2246 ], "A10": [ 2247 ], "A11": [ 2247 ], "A12": [ 2247 ], "A13": [ 2247 ], "A14": [ 2247 ], "A15": [ 2247 ], "A16": [ 2247 ], "A17": [ 2247 ], "A2": [ 2248 ], "A3": [ 2249 ], "A4": [ 2250 ], "A5": [ 2251 ], "A6": [ 2252 ], "A7": [ 2247 ], "A8": [ 2247 ], "A9": [ 2247 ], "B0": [ 2253 ], "B1": [ 2254 ], "B10": [ 2255 ], "B11": [ 2255 ], "B12": [ 2255 ], "B13": [ 2255 ], "B14": [ 2255 ], "B15": [ 2255 ], "B16": [ 2255 ], "B17": [ 2255 ], "B2": [ 2256 ], "B3": [ 2257 ], "B4": [ 2258 ], "B5": [ 2259 ], "B6": [ 2260 ], "B7": [ 2255 ], "B8": [ 2255 ], "B9": [ 2255 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 791 ], "P1": [ 767 ], "P10": [ 1055 ], "P11": [ 1103 ], "P12": [ 1009 ], "P13": [ 993 ], "P14": [ 1113 ], "P15": [ 928 ], "P16": [ 2261 ], "P17": [ 2262 ], "P18": [ 2263 ], "P19": [ 2264 ], "P2": [ 755 ], "P20": [ 2265 ], "P21": [ 2266 ], "P22": [ 2267 ], "P23": [ 2268 ], "P24": [ 2269 ], "P25": [ 2270 ], "P26": [ 2271 ], "P27": [ 2272 ], "P28": [ 2273 ], "P29": [ 2274 ], "P3": [ 745 ], "P30": [ 2275 ], "P31": [ 2276 ], "P32": [ 2277 ], "P33": [ 2278 ], "P34": [ 2279 ], "P35": [ 2280 ], "P4": [ 737 ], "P5": [ 725 ], "P6": [ 716 ], "P7": [ 707 ], "P8": [ 1091 ], "P9": [ 1042 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2281 ], "A1": [ 2282 ], "A10": [ 2283 ], "A11": [ 2283 ], "A12": [ 2283 ], "A13": [ 2283 ], "A14": [ 2283 ], "A15": [ 2283 ], "A16": [ 2283 ], "A17": [ 2283 ], "A2": [ 2284 ], "A3": [ 2285 ], "A4": [ 2286 ], "A5": [ 2287 ], "A6": [ 2288 ], "A7": [ 2283 ], "A8": [ 2283 ], "A9": [ 2283 ], "B0": [ 2289 ], "B1": [ 2290 ], "B10": [ 2291 ], "B11": [ 2291 ], "B12": [ 2291 ], "B13": [ 2291 ], "B14": [ 2291 ], "B15": [ 2291 ], "B16": [ 2291 ], "B17": [ 2291 ], "B2": [ 2292 ], "B3": [ 2293 ], "B4": [ 2294 ], "B5": [ 2295 ], "B6": [ 2296 ], "B7": [ 2291 ], "B8": [ 2291 ], "B9": [ 2291 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 792 ], "P1": [ 766 ], "P10": [ 1054 ], "P11": [ 1101 ], "P12": [ 1008 ], "P13": [ 992 ], "P14": [ 1111 ], "P15": [ 927 ], "P16": [ 2297 ], "P17": [ 2298 ], "P18": [ 2299 ], "P19": [ 2300 ], "P2": [ 754 ], "P20": [ 2301 ], "P21": [ 2302 ], "P22": [ 2303 ], "P23": [ 2304 ], "P24": [ 2305 ], "P25": [ 2306 ], "P26": [ 2307 ], "P27": [ 2308 ], "P28": [ 2309 ], "P29": [ 2310 ], "P3": [ 746 ], "P30": [ 2311 ], "P31": [ 2312 ], "P32": [ 2313 ], "P33": [ 2314 ], "P34": [ 2315 ], "P35": [ 2316 ], "P4": [ 738 ], "P5": [ 726 ], "P6": [ 715 ], "P7": [ 708 ], "P8": [ 1090 ], "P9": [ 1041 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2317 ], "A1": [ 2318 ], "A10": [ 2319 ], "A11": [ 2319 ], "A12": [ 2319 ], "A13": [ 2319 ], "A14": [ 2319 ], "A15": [ 2319 ], "A16": [ 2319 ], "A17": [ 2319 ], "A2": [ 2320 ], "A3": [ 2321 ], "A4": [ 2322 ], "A5": [ 2323 ], "A6": [ 2324 ], "A7": [ 2319 ], "A8": [ 2319 ], "A9": [ 2319 ], "B0": [ 2325 ], "B1": [ 2326 ], "B10": [ 2327 ], "B11": [ 2327 ], "B12": [ 2327 ], "B13": [ 2327 ], "B14": [ 2327 ], "B15": [ 2327 ], "B16": [ 2327 ], "B17": [ 2327 ], "B2": [ 2328 ], "B3": [ 2329 ], "B4": [ 2330 ], "B5": [ 2331 ], "B6": [ 2332 ], "B7": [ 2327 ], "B8": [ 2327 ], "B9": [ 2327 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 793 ], "P1": [ 765 ], "P10": [ 1053 ], "P11": [ 1102 ], "P12": [ 1010 ], "P13": [ 994 ], "P14": [ 1112 ], "P15": [ 929 ], "P16": [ 2333 ], "P17": [ 2334 ], "P18": [ 2335 ], "P19": [ 2336 ], "P2": [ 753 ], "P20": [ 2337 ], "P21": [ 2338 ], "P22": [ 2339 ], "P23": [ 2340 ], "P24": [ 2341 ], "P25": [ 2342 ], "P26": [ 2343 ], "P27": [ 2344 ], "P28": [ 2345 ], "P29": [ 2346 ], "P3": [ 747 ], "P30": [ 2347 ], "P31": [ 2348 ], "P32": [ 2349 ], "P33": [ 2350 ], "P34": [ 2351 ], "P35": [ 2352 ], "P4": [ 736 ], "P5": [ 724 ], "P6": [ 717 ], "P7": [ 706 ], "P8": [ 1089 ], "P9": [ 1043 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2353 ], "A1": [ 2354 ], "A10": [ 2355 ], "A11": [ 2355 ], "A12": [ 2355 ], "A13": [ 2355 ], "A14": [ 2355 ], "A15": [ 2355 ], "A16": [ 2355 ], "A17": [ 2355 ], "A2": [ 2356 ], "A3": [ 2357 ], "A4": [ 2358 ], "A5": [ 2359 ], "A6": [ 2360 ], "A7": [ 2355 ], "A8": [ 2355 ], "A9": [ 2355 ], "B0": [ 2361 ], "B1": [ 2362 ], "B10": [ 2363 ], "B11": [ 2363 ], "B12": [ 2363 ], "B13": [ 2363 ], "B14": [ 2363 ], "B15": [ 2363 ], "B16": [ 2363 ], "B17": [ 2363 ], "B2": [ 2364 ], "B3": [ 2365 ], "B4": [ 2366 ], "B5": [ 2367 ], "B6": [ 2368 ], "B7": [ 2363 ], "B8": [ 2363 ], "B9": [ 2363 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 580 ], "P1": [ 769 ], "P10": [ 1035 ], "P11": [ 1096 ], "P12": [ 1013 ], "P13": [ 1016 ], "P14": [ 1110 ], "P15": [ 977 ], "P16": [ 2369 ], "P17": [ 2370 ], "P18": [ 2371 ], "P19": [ 2372 ], "P2": [ 757 ], "P20": [ 2373 ], "P21": [ 2374 ], "P22": [ 2375 ], "P23": [ 2376 ], "P24": [ 2377 ], "P25": [ 2378 ], "P26": [ 2379 ], "P27": [ 2380 ], "P28": [ 2381 ], "P29": [ 2382 ], "P3": [ 742 ], "P30": [ 2383 ], "P31": [ 2384 ], "P32": [ 2385 ], "P33": [ 2386 ], "P34": [ 2387 ], "P35": [ 2388 ], "P4": [ 733 ], "P5": [ 727 ], "P6": [ 722 ], "P7": [ 1076 ], "P8": [ 1078 ], "P9": [ 1039 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2389 ], "A1": [ 2390 ], "A10": [ 2391 ], "A11": [ 2391 ], "A12": [ 2391 ], "A13": [ 2391 ], "A14": [ 2391 ], "A15": [ 2391 ], "A16": [ 2391 ], "A17": [ 2391 ], "A2": [ 2392 ], "A3": [ 2393 ], "A4": [ 2394 ], "A5": [ 2395 ], "A6": [ 2396 ], "A7": [ 2391 ], "A8": [ 2391 ], "A9": [ 2391 ], "B0": [ 2397 ], "B1": [ 2398 ], "B10": [ 2399 ], "B11": [ 2399 ], "B12": [ 2399 ], "B13": [ 2399 ], "B14": [ 2399 ], "B15": [ 2399 ], "B16": [ 2399 ], "B17": [ 2399 ], "B2": [ 2400 ], "B3": [ 2401 ], "B4": [ 2402 ], "B5": [ 2403 ], "B6": [ 2404 ], "B7": [ 2399 ], "B8": [ 2399 ], "B9": [ 2399 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 581 ], "P1": [ 771 ], "P10": [ 1037 ], "P11": [ 1097 ], "P12": [ 1012 ], "P13": [ 1015 ], "P14": [ 1108 ], "P15": [ 976 ], "P16": [ 2405 ], "P17": [ 2406 ], "P18": [ 2407 ], "P19": [ 2408 ], "P2": [ 758 ], "P20": [ 2409 ], "P21": [ 2410 ], "P22": [ 2411 ], "P23": [ 2412 ], "P24": [ 2413 ], "P25": [ 2414 ], "P26": [ 2415 ], "P27": [ 2416 ], "P28": [ 2417 ], "P29": [ 2418 ], "P3": [ 744 ], "P30": [ 2419 ], "P31": [ 2420 ], "P32": [ 2421 ], "P33": [ 2422 ], "P34": [ 2423 ], "P35": [ 2424 ], "P4": [ 734 ], "P5": [ 728 ], "P6": [ 723 ], "P7": [ 1074 ], "P8": [ 1077 ], "P9": [ 1040 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2425 ], "BLUT": [ 2426 ], "C0": [ 2427 ], "Z": [ 2149 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2428 ], "BLUT": [ 2429 ], "C0": [ 2430 ], "Z": [ 2260 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2431 ], "BLUT": [ 2432 ], "C0": [ 2433 ], "Z": [ 2361 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2434 ], "B": [ 2435 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2431 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2434 ], "B": [ 2435 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2432 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2436 ], "C": [ 2437 ], "D": [ 577 ], "Z": [ 2433 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2438 ], "BLUT": [ 2439 ], "C0": [ 2440 ], "Z": [ 2289 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2441 ], "B": [ 2442 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2438 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2441 ], "B": [ 2442 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2439 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2443 ], "C": [ 2444 ], "D": [ 577 ], "Z": [ 2440 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2445 ], "BLUT": [ 2446 ], "C0": [ 2447 ], "Z": [ 2362 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2448 ], "B": [ 2449 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2445 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2448 ], "B": [ 2449 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2446 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2450 ], "C": [ 2451 ], "D": [ 577 ], "Z": [ 2447 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2452 ], "BLUT": [ 2453 ], "C0": [ 2454 ], "Z": [ 2290 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2455 ], "B": [ 2456 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2452 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2455 ], "B": [ 2456 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2453 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2457 ], "C": [ 2458 ], "D": [ 577 ], "Z": [ 2454 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2459 ], "BLUT": [ 2460 ], "C0": [ 2461 ], "Z": [ 2364 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2462 ], "B": [ 2463 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2459 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2462 ], "B": [ 2463 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2460 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2464 ], "C": [ 2465 ], "D": [ 577 ], "Z": [ 2461 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2466 ], "BLUT": [ 2467 ], "C0": [ 2468 ], "Z": [ 2224 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2469 ], "B": [ 2470 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2466 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2469 ], "B": [ 2470 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2467 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2471 ], "C": [ 2472 ], "D": [ 577 ], "Z": [ 2468 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2473 ], "BLUT": [ 2474 ], "C0": [ 2475 ], "Z": [ 2292 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2476 ], "B": [ 2477 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2473 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2476 ], "B": [ 2477 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2474 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2478 ], "C": [ 2479 ], "D": [ 577 ], "Z": [ 2475 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2480 ], "BLUT": [ 2481 ], "C0": [ 2482 ], "Z": [ 2183 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2483 ], "B": [ 2484 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2480 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2483 ], "B": [ 2484 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2481 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2485 ], "C": [ 2486 ], "D": [ 577 ], "Z": [ 2482 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2487 ], "BLUT": [ 2488 ], "C0": [ 2489 ], "Z": [ 2365 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2490 ], "B": [ 2491 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2487 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2490 ], "B": [ 2491 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2488 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2492 ], "C": [ 2493 ], "D": [ 577 ], "Z": [ 2489 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2494 ], "BLUT": [ 2495 ], "C0": [ 2496 ], "Z": [ 2293 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2497 ], "B": [ 2498 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2494 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2497 ], "B": [ 2498 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2495 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2499 ], "C": [ 2500 ], "D": [ 577 ], "Z": [ 2496 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2501 ], "B": [ 2502 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2428 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2501 ], "B": [ 2502 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2429 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2503 ], "C": [ 2504 ], "D": [ 577 ], "Z": [ 2430 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2505 ], "BLUT": [ 2506 ], "C0": [ 2507 ], "Z": [ 2222 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2508 ], "BLUT": [ 2509 ], "C0": [ 2510 ], "Z": [ 2366 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2511 ], "B": [ 2512 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2508 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2511 ], "B": [ 2512 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2509 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2513 ], "C": [ 2514 ], "D": [ 577 ], "Z": [ 2510 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2515 ], "BLUT": [ 2516 ], "C0": [ 2517 ], "Z": [ 2152 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2518 ], "B": [ 2519 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2515 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2518 ], "B": [ 2519 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2516 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2520 ], "C": [ 2521 ], "D": [ 577 ], "Z": [ 2517 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2522 ], "BLUT": [ 2523 ], "C0": [ 2524 ], "Z": [ 2367 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2525 ], "B": [ 2526 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2522 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2525 ], "B": [ 2526 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2523 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2527 ], "C": [ 2528 ], "D": [ 577 ], "Z": [ 2524 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2529 ], "BLUT": [ 2530 ], "C0": [ 2531 ], "Z": [ 2294 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2532 ], "B": [ 2533 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2529 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2532 ], "B": [ 2533 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2530 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2534 ], "C": [ 2535 ], "D": [ 577 ], "Z": [ 2531 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2536 ], "BLUT": [ 2537 ], "C0": [ 2538 ], "Z": [ 2219 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2539 ], "B": [ 2540 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2536 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2539 ], "B": [ 2540 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2537 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2541 ], "C": [ 2542 ], "D": [ 577 ], "Z": [ 2538 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2543 ], "BLUT": [ 2544 ], "C0": [ 2545 ], "Z": [ 2217 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2546 ], "B": [ 2547 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2543 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2546 ], "B": [ 2547 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2544 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2548 ], "C": [ 2549 ], "D": [ 577 ], "Z": [ 2545 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2550 ], "BLUT": [ 2551 ], "C0": [ 2552 ], "Z": [ 2150 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2553 ], "B": [ 2554 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2550 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2553 ], "B": [ 2554 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2551 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2555 ], "C": [ 2556 ], "D": [ 577 ], "Z": [ 2552 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2557 ], "BLUT": [ 2558 ], "C0": [ 2559 ], "Z": [ 2184 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2560 ], "B": [ 2561 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2557 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2560 ], "B": [ 2561 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2558 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2562 ], "C": [ 2563 ], "D": [ 577 ], "Z": [ 2559 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2564 ], "BLUT": [ 2565 ], "C0": [ 2566 ], "Z": [ 2368 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2567 ], "B": [ 2568 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2564 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2567 ], "B": [ 2568 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2565 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2569 ], "C": [ 2570 ], "D": [ 577 ], "Z": [ 2566 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2571 ], "BLUT": [ 2572 ], "C0": [ 2573 ], "Z": [ 2295 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2574 ], "B": [ 2575 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2571 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2574 ], "B": [ 2575 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2572 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2576 ], "C": [ 2577 ], "D": [ 577 ], "Z": [ 2573 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2578 ], "B": [ 2579 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2505 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2578 ], "B": [ 2579 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2506 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2580 ], "C": [ 2581 ], "D": [ 577 ], "Z": [ 2507 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2582 ], "BLUT": [ 2583 ], "C0": [ 2584 ], "Z": [ 2187 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2585 ], "BLUT": [ 2586 ], "C0": [ 2587 ], "Z": [ 2253 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2588 ], "B": [ 2589 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2585 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2588 ], "B": [ 2589 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2586 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2590 ], "C": [ 2591 ], "D": [ 577 ], "Z": [ 2587 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2592 ], "BLUT": [ 2593 ], "C0": [ 2594 ], "Z": [ 2296 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2595 ], "B": [ 2596 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2592 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2595 ], "B": [ 2596 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2593 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2597 ], "C": [ 2598 ], "D": [ 577 ], "Z": [ 2594 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2599 ], "BLUT": [ 2600 ], "C0": [ 2601 ], "Z": [ 2363 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2602 ], "B": [ 2603 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2599 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2602 ], "B": [ 2603 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2600 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2604 ], "C": [ 2605 ], "D": [ 577 ], "Z": [ 2601 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2606 ], "BLUT": [ 2607 ], "C0": [ 2608 ], "Z": [ 2218 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2609 ], "B": [ 2610 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2606 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2609 ], "B": [ 2610 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2607 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2611 ], "C": [ 2612 ], "D": [ 577 ], "Z": [ 2608 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2613 ], "BLUT": [ 2614 ], "C0": [ 2615 ], "Z": [ 2291 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2616 ], "B": [ 2617 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2613 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2616 ], "B": [ 2617 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2614 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2618 ], "C": [ 2619 ], "D": [ 577 ], "Z": [ 2615 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2620 ], "BLUT": [ 2621 ], "C0": [ 2622 ], "Z": [ 2397 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2623 ], "B": [ 2624 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2620 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2623 ], "B": [ 2624 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2621 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2625 ], "C": [ 2626 ], "D": [ 577 ], "Z": [ 2622 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2627 ], "BLUT": [ 2628 ], "C0": [ 2629 ], "Z": [ 2254 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2630 ], "B": [ 2631 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2627 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2630 ], "B": [ 2631 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2628 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2632 ], "C": [ 2633 ], "D": [ 577 ], "Z": [ 2629 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2634 ], "BLUT": [ 2635 ], "C0": [ 2636 ], "Z": [ 2185 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2637 ], "B": [ 2638 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2634 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2637 ], "B": [ 2638 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2635 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2639 ], "C": [ 2640 ], "D": [ 577 ], "Z": [ 2636 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2641 ], "BLUT": [ 2642 ], "C0": [ 2643 ], "Z": [ 2148 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2644 ], "B": [ 2645 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2641 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2644 ], "B": [ 2645 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2642 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2646 ], "C": [ 2647 ], "D": [ 577 ], "Z": [ 2643 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2648 ], "BLUT": [ 2649 ], "C0": [ 2650 ], "Z": [ 2145 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2651 ], "B": [ 2652 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2648 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2651 ], "B": [ 2652 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2649 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2653 ], "C": [ 2654 ], "D": [ 577 ], "Z": [ 2650 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2655 ], "B": [ 2656 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2582 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2655 ], "B": [ 2656 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2583 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2657 ], "C": [ 2658 ], "D": [ 577 ], "Z": [ 2584 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2659 ], "BLUT": [ 2660 ], "C0": [ 2661 ], "Z": [ 2255 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2662 ], "BLUT": [ 2663 ], "C0": [ 2664 ], "Z": [ 2398 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2665 ], "B": [ 2666 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2662 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2665 ], "B": [ 2666 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2663 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2667 ], "C": [ 2668 ], "D": [ 577 ], "Z": [ 2664 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2669 ], "BLUT": [ 2670 ], "C0": [ 2671 ], "Z": [ 2146 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2672 ], "B": [ 2673 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2669 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2672 ], "B": [ 2673 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2670 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2674 ], "C": [ 2675 ], "D": [ 577 ], "Z": [ 2671 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2676 ], "BLUT": [ 2677 ], "C0": [ 2678 ], "Z": [ 2256 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2679 ], "B": [ 2680 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2676 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2679 ], "B": [ 2680 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2677 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2681 ], "C": [ 2682 ], "D": [ 577 ], "Z": [ 2678 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2683 ], "BLUT": [ 2684 ], "C0": [ 2685 ], "Z": [ 2325 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2686 ], "B": [ 2687 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2683 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2686 ], "B": [ 2687 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2684 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2688 ], "C": [ 2689 ], "D": [ 577 ], "Z": [ 2685 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2690 ], "BLUT": [ 2691 ], "C0": [ 2692 ], "Z": [ 2400 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2693 ], "B": [ 2694 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2690 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2693 ], "B": [ 2694 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2691 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2695 ], "C": [ 2696 ], "D": [ 577 ], "Z": [ 2692 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2697 ], "BLUT": [ 2698 ], "C0": [ 2699 ], "Z": [ 2147 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2700 ], "B": [ 2701 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2697 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2700 ], "B": [ 2701 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2698 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2702 ], "C": [ 2703 ], "D": [ 577 ], "Z": [ 2699 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2704 ], "BLUT": [ 2705 ], "C0": [ 2706 ], "Z": [ 2326 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2707 ], "B": [ 2708 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2704 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2707 ], "B": [ 2708 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2705 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2709 ], "C": [ 2710 ], "D": [ 577 ], "Z": [ 2706 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2711 ], "BLUT": [ 2712 ], "C0": [ 2713 ], "Z": [ 2186 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2714 ], "B": [ 2715 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2711 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2714 ], "B": [ 2715 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2712 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2716 ], "C": [ 2717 ], "D": [ 577 ], "Z": [ 2713 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2718 ], "BLUT": [ 2719 ], "C0": [ 2720 ], "Z": [ 2257 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2721 ], "B": [ 2722 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2718 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2721 ], "B": [ 2722 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2719 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2723 ], "C": [ 2724 ], "D": [ 577 ], "Z": [ 2720 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2725 ], "BLUT": [ 2726 ], "C0": [ 2727 ], "Z": [ 2220 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2728 ], "B": [ 2729 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2725 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2728 ], "B": [ 2729 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2726 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2730 ], "C": [ 2731 ], "D": [ 577 ], "Z": [ 2727 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2732 ], "B": [ 2733 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2659 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2732 ], "B": [ 2733 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2660 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2734 ], "C": [ 2735 ], "D": [ 577 ], "Z": [ 2661 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2736 ], "BLUT": [ 2737 ], "C0": [ 2738 ], "Z": [ 2332 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2739 ], "BLUT": [ 2740 ], "C0": [ 2741 ], "Z": [ 2401 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2742 ], "B": [ 2743 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2739 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2742 ], "B": [ 2743 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2740 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2744 ], "C": [ 2745 ], "D": [ 577 ], "Z": [ 2741 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2746 ], "BLUT": [ 2747 ], "C0": [ 2748 ], "Z": [ 2328 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2749 ], "B": [ 2750 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2746 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2749 ], "B": [ 2750 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2747 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2751 ], "C": [ 2752 ], "D": [ 577 ], "Z": [ 2748 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2753 ], "BLUT": [ 2754 ], "C0": [ 2755 ], "Z": [ 2258 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2756 ], "B": [ 2757 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2753 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2756 ], "B": [ 2757 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2754 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2758 ], "C": [ 2759 ], "D": [ 577 ], "Z": [ 2755 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2760 ], "BLUT": [ 2761 ], "C0": [ 2762 ], "Z": [ 2151 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2763 ], "B": [ 2764 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2760 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2763 ], "B": [ 2764 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2761 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2765 ], "C": [ 2766 ], "D": [ 577 ], "Z": [ 2762 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2767 ], "BLUT": [ 2768 ], "C0": [ 2769 ], "Z": [ 2402 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2770 ], "B": [ 2771 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2767 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2770 ], "B": [ 2771 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2768 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2772 ], "C": [ 2773 ], "D": [ 577 ], "Z": [ 2769 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2774 ], "BLUT": [ 2775 ], "C0": [ 2776 ], "Z": [ 2221 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2777 ], "B": [ 2778 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2774 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2777 ], "B": [ 2778 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2775 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2779 ], "C": [ 2780 ], "D": [ 577 ], "Z": [ 2776 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2781 ], "BLUT": [ 2782 ], "C0": [ 2783 ], "Z": [ 2329 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2784 ], "B": [ 2785 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2781 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2784 ], "B": [ 2785 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2782 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2786 ], "C": [ 2787 ], "D": [ 577 ], "Z": [ 2783 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2788 ], "BLUT": [ 2789 ], "C0": [ 2790 ], "Z": [ 2403 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2791 ], "B": [ 2792 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2788 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2791 ], "B": [ 2792 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2789 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2793 ], "C": [ 2794 ], "D": [ 577 ], "Z": [ 2790 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2795 ], "BLUT": [ 2796 ], "C0": [ 2797 ], "Z": [ 2259 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2798 ], "B": [ 2799 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2795 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2798 ], "B": [ 2799 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2796 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2800 ], "C": [ 2801 ], "D": [ 577 ], "Z": [ 2797 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2802 ], "BLUT": [ 2803 ], "C0": [ 2804 ], "Z": [ 2181 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2805 ], "B": [ 2806 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2802 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2805 ], "B": [ 2806 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2803 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2807 ], "C": [ 2808 ], "D": [ 577 ], "Z": [ 2804 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2809 ], "B": [ 2810 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2736 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2809 ], "B": [ 2810 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2737 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2811 ], "C": [ 2812 ], "D": [ 577 ], "Z": [ 2738 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2813 ], "BLUT": [ 2814 ], "C0": [ 2815 ], "Z": [ 2182 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2816 ], "BLUT": [ 2817 ], "C0": [ 2818 ], "Z": [ 2404 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2819 ], "B": [ 2820 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2816 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2819 ], "B": [ 2820 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2817 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2821 ], "C": [ 2822 ], "D": [ 577 ], "Z": [ 2818 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2823 ], "BLUT": [ 2824 ], "C0": [ 2825 ], "Z": [ 2330 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2826 ], "B": [ 2827 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2823 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2826 ], "B": [ 2827 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2824 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2828 ], "C": [ 2829 ], "D": [ 577 ], "Z": [ 2825 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2830 ], "BLUT": [ 2831 ], "C0": [ 2832 ], "Z": [ 2399 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2833 ], "B": [ 2834 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2830 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2833 ], "B": [ 2834 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2831 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2835 ], "C": [ 2836 ], "D": [ 577 ], "Z": [ 2832 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2837 ], "BLUT": [ 2838 ], "C0": [ 2839 ], "Z": [ 2331 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2840 ], "B": [ 2841 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2837 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2840 ], "B": [ 2841 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2838 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2842 ], "C": [ 2843 ], "D": [ 577 ], "Z": [ 2839 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2844 ], "B": [ 2845 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2813 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2844 ], "B": [ 2845 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2814 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2846 ], "C": [ 2847 ], "D": [ 577 ], "Z": [ 2815 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2848 ], "BLUT": [ 2849 ], "C0": [ 2850 ], "Z": [ 2327 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2851 ], "B": [ 2852 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2848 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2851 ], "B": [ 2852 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2849 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2853 ], "C": [ 2854 ], "D": [ 577 ], "Z": [ 2850 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2855 ], "BLUT": [ 2856 ], "C0": [ 2857 ], "Z": [ 2223 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2858 ], "B": [ 2859 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2855 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2858 ], "B": [ 2859 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2856 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2860 ], "C": [ 2861 ], "D": [ 577 ], "Z": [ 2857 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2862 ], "BLUT": [ 2863 ], "C0": [ 2864 ], "Z": [ 2188 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2865 ], "B": [ 2866 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2862 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2865 ], "B": [ 2866 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2863 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2867 ], "C": [ 2868 ], "D": [ 577 ], "Z": [ 2864 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2869 ], "B": [ 2870 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2425 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2869 ], "B": [ 2870 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2426 ] } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2871 ], "C": [ 2872 ], "D": [ 577 ], "Z": [ 2427 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2873 ], "BLUT": [ 2874 ], "C0": [ 2875 ], "Z": [ 2323 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2876 ], "BLUT": [ 2877 ], "C0": [ 2878 ], "Z": [ 2173 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2879 ], "BLUT": [ 2880 ], "C0": [ 2881 ], "Z": [ 2141 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2882 ], "B": [ 2883 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2879 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2882 ], "B": [ 2883 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2880 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2884 ], "C": [ 2885 ], "D": [ 577 ], "Z": [ 2881 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2886 ], "BLUT": [ 2887 ], "C0": [ 2888 ], "Z": [ 2282 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2889 ], "B": [ 2890 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2886 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2889 ], "B": [ 2890 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2887 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2891 ], "C": [ 2892 ], "D": [ 577 ], "Z": [ 2888 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2893 ], "BLUT": [ 2894 ], "C0": [ 2895 ], "Z": [ 2180 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2896 ], "B": [ 2897 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2893 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2896 ], "B": [ 2897 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2894 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2898 ], "C": [ 2899 ], "D": [ 577 ], "Z": [ 2895 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2900 ], "BLUT": [ 2901 ], "C0": [ 2902 ], "Z": [ 2144 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2903 ], "B": [ 2904 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2900 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2903 ], "B": [ 2904 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2901 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2905 ], "C": [ 2906 ], "D": [ 577 ], "Z": [ 2902 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2907 ], "BLUT": [ 2908 ], "C0": [ 2909 ], "Z": [ 2215 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2910 ], "B": [ 2911 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2907 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2910 ], "B": [ 2911 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2908 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2912 ], "C": [ 2913 ], "D": [ 577 ], "Z": [ 2909 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2914 ], "BLUT": [ 2915 ], "C0": [ 2916 ], "Z": [ 2174 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2917 ], "B": [ 2918 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2914 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2917 ], "B": [ 2918 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2915 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2919 ], "C": [ 2920 ], "D": [ 577 ], "Z": [ 2916 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2921 ], "BLUT": [ 2922 ], "C0": [ 2923 ], "Z": [ 2354 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2924 ], "B": [ 2925 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2921 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2924 ], "B": [ 2925 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2922 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2926 ], "C": [ 2927 ], "D": [ 577 ], "Z": [ 2923 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2928 ], "BLUT": [ 2929 ], "C0": [ 2930 ], "Z": [ 2284 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2931 ], "B": [ 2932 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2928 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2931 ], "B": [ 2932 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2929 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2933 ], "C": [ 2934 ], "D": [ 577 ], "Z": [ 2930 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2935 ], "BLUT": [ 2936 ], "C0": [ 2937 ], "Z": [ 2175 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2938 ], "B": [ 2939 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2935 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2938 ], "B": [ 2939 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2936 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2940 ], "C": [ 2941 ], "D": [ 577 ], "Z": [ 2937 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2942 ], "BLUT": [ 2943 ], "C0": [ 2944 ], "Z": [ 2356 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2945 ], "B": [ 2946 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2942 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2945 ], "B": [ 2946 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2943 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2947 ], "C": [ 2948 ], "D": [ 577 ], "Z": [ 2944 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2949 ], "B": [ 2950 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2876 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2949 ], "B": [ 2950 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2877 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2951 ], "C": [ 2952 ], "D": [ 577 ], "Z": [ 2878 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2953 ], "BLUT": [ 2954 ], "C0": [ 2955 ], "Z": [ 2143 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2956 ], "BLUT": [ 2957 ], "C0": [ 2958 ], "Z": [ 2216 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2959 ], "B": [ 2960 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2956 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2959 ], "B": [ 2960 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2957 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2961 ], "C": [ 2962 ], "D": [ 577 ], "Z": [ 2958 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2963 ], "BLUT": [ 2964 ], "C0": [ 2965 ], "Z": [ 2285 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2966 ], "B": [ 2967 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2963 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2966 ], "B": [ 2967 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2964 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2968 ], "C": [ 2969 ], "D": [ 577 ], "Z": [ 2965 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2970 ], "BLUT": [ 2971 ], "C0": [ 2972 ], "Z": [ 2137 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2973 ], "B": [ 2974 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2970 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2973 ], "B": [ 2974 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2971 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2975 ], "C": [ 2976 ], "D": [ 577 ], "Z": [ 2972 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2977 ], "BLUT": [ 2978 ], "C0": [ 2979 ], "Z": [ 2357 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2980 ], "B": [ 2981 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2977 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2980 ], "B": [ 2981 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2978 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2982 ], "C": [ 2983 ], "D": [ 577 ], "Z": [ 2979 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2984 ], "BLUT": [ 2985 ], "C0": [ 2986 ], "Z": [ 2140 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2987 ], "B": [ 2988 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2984 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2987 ], "B": [ 2988 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2985 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2989 ], "C": [ 2990 ], "D": [ 577 ], "Z": [ 2986 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2991 ], "BLUT": [ 2992 ], "C0": [ 2993 ], "Z": [ 2211 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2994 ], "B": [ 2995 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2991 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2994 ], "B": [ 2995 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2992 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2996 ], "C": [ 2997 ], "D": [ 577 ], "Z": [ 2993 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2998 ], "BLUT": [ 2999 ], "C0": [ 3000 ], "Z": [ 2286 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3001 ], "B": [ 3002 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2998 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3001 ], "B": [ 3002 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2999 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3003 ], "C": [ 3004 ], "D": [ 577 ], "Z": [ 3000 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3005 ], "BLUT": [ 3006 ], "C0": [ 3007 ], "Z": [ 2358 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3008 ], "B": [ 3009 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3005 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3008 ], "B": [ 3009 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3006 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3010 ], "C": [ 3011 ], "D": [ 577 ], "Z": [ 3007 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3012 ], "BLUT": [ 3013 ], "C0": [ 3014 ], "Z": [ 2176 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3015 ], "B": [ 3016 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3012 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3015 ], "B": [ 3016 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3013 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3017 ], "C": [ 3018 ], "D": [ 577 ], "Z": [ 3014 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3019 ], "BLUT": [ 3020 ], "C0": [ 3021 ], "Z": [ 2359 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3022 ], "B": [ 3023 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3019 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3022 ], "B": [ 3023 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3020 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3024 ], "C": [ 3025 ], "D": [ 577 ], "Z": [ 3021 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3026 ], "B": [ 3027 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2953 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3026 ], "B": [ 3027 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2954 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3028 ], "C": [ 3029 ], "D": [ 577 ], "Z": [ 2955 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3030 ], "BLUT": [ 3031 ], "C0": [ 3032 ], "Z": [ 2324 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3033 ], "BLUT": [ 3034 ], "C0": [ 3035 ], "Z": [ 2287 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3036 ], "B": [ 3037 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3033 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3036 ], "B": [ 3037 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3034 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3038 ], "C": [ 3039 ], "D": [ 577 ], "Z": [ 3035 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3040 ], "BLUT": [ 3041 ], "C0": [ 3042 ], "Z": [ 2245 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3043 ], "B": [ 3044 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3040 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3043 ], "B": [ 3044 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3041 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3045 ], "C": [ 3046 ], "D": [ 577 ], "Z": [ 3042 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3047 ], "BLUT": [ 3048 ], "C0": [ 3049 ], "Z": [ 2209 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3050 ], "B": [ 3051 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3047 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3050 ], "B": [ 3051 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3048 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3052 ], "C": [ 3053 ], "D": [ 577 ], "Z": [ 3049 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3054 ], "BLUT": [ 3055 ], "C0": [ 3056 ], "Z": [ 2360 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3057 ], "B": [ 3058 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3054 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3057 ], "B": [ 3058 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3055 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3059 ], "C": [ 3060 ], "D": [ 577 ], "Z": [ 3056 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3061 ], "BLUT": [ 3062 ], "C0": [ 3063 ], "Z": [ 2138 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3064 ], "B": [ 3065 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3061 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3064 ], "B": [ 3065 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3062 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3066 ], "C": [ 3067 ], "D": [ 577 ], "Z": [ 3063 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3068 ], "BLUT": [ 3069 ], "C0": [ 3070 ], "Z": [ 2355 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3071 ], "B": [ 3072 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3068 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3071 ], "B": [ 3072 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3069 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3073 ], "C": [ 3074 ], "D": [ 577 ], "Z": [ 3070 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3075 ], "BLUT": [ 3076 ], "C0": [ 3077 ], "Z": [ 2288 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3078 ], "B": [ 3079 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3075 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3078 ], "B": [ 3079 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3076 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3080 ], "C": [ 3081 ], "D": [ 577 ], "Z": [ 3077 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3082 ], "BLUT": [ 3083 ], "C0": [ 3084 ], "Z": [ 2246 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3085 ], "B": [ 3086 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3082 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3085 ], "B": [ 3086 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3083 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3087 ], "C": [ 3088 ], "D": [ 577 ], "Z": [ 3084 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3089 ], "BLUT": [ 3090 ], "C0": [ 3091 ], "Z": [ 2139 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3092 ], "B": [ 3093 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3089 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3092 ], "B": [ 3093 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3090 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3094 ], "C": [ 3095 ], "D": [ 577 ], "Z": [ 3091 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3096 ], "BLUT": [ 3097 ], "C0": [ 3098 ], "Z": [ 2142 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3099 ], "B": [ 3100 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3096 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3099 ], "B": [ 3100 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3097 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3101 ], "C": [ 3102 ], "D": [ 577 ], "Z": [ 3098 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3103 ], "B": [ 3104 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3030 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3103 ], "B": [ 3104 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3031 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3105 ], "C": [ 3106 ], "D": [ 577 ], "Z": [ 3032 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3107 ], "BLUT": [ 3108 ], "C0": [ 3109 ], "Z": [ 2179 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3110 ], "BLUT": [ 3111 ], "C0": [ 3112 ], "Z": [ 2389 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3113 ], "B": [ 3114 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3110 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3113 ], "B": [ 3114 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3111 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3115 ], "C": [ 3116 ], "D": [ 577 ], "Z": [ 3112 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3117 ], "BLUT": [ 3118 ], "C0": [ 3119 ], "Z": [ 2283 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3120 ], "B": [ 3121 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3117 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3120 ], "B": [ 3121 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3118 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3122 ], "C": [ 3123 ], "D": [ 577 ], "Z": [ 3119 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3124 ], "BLUT": [ 3125 ], "C0": [ 3126 ], "Z": [ 2248 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3127 ], "B": [ 3128 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3124 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3127 ], "B": [ 3128 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3125 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3129 ], "C": [ 3130 ], "D": [ 577 ], "Z": [ 3126 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3131 ], "BLUT": [ 3132 ], "C0": [ 3133 ], "Z": [ 2390 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3134 ], "B": [ 3135 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3131 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3134 ], "B": [ 3135 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3132 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3136 ], "C": [ 3137 ], "D": [ 577 ], "Z": [ 3133 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3138 ], "BLUT": [ 3139 ], "C0": [ 3140 ], "Z": [ 2210 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3141 ], "B": [ 3142 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3138 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3141 ], "B": [ 3142 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3139 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3143 ], "C": [ 3144 ], "D": [ 577 ], "Z": [ 3140 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3145 ], "BLUT": [ 3146 ], "C0": [ 3147 ], "Z": [ 2317 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3148 ], "B": [ 3149 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3145 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3148 ], "B": [ 3149 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3146 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3150 ], "C": [ 3151 ], "D": [ 577 ], "Z": [ 3147 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3152 ], "BLUT": [ 3153 ], "C0": [ 3154 ], "Z": [ 2177 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3155 ], "B": [ 3156 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3152 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3155 ], "B": [ 3156 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3153 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3157 ], "C": [ 3158 ], "D": [ 577 ], "Z": [ 3154 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3159 ], "BLUT": [ 3160 ], "C0": [ 3161 ], "Z": [ 2392 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3162 ], "B": [ 3163 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3159 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3162 ], "B": [ 3163 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3160 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3164 ], "C": [ 3165 ], "D": [ 577 ], "Z": [ 3161 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3166 ], "BLUT": [ 3167 ], "C0": [ 3168 ], "Z": [ 2212 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3169 ], "B": [ 3170 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3166 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3169 ], "B": [ 3170 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3167 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3171 ], "C": [ 3172 ], "D": [ 577 ], "Z": [ 3168 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3173 ], "BLUT": [ 3174 ], "C0": [ 3175 ], "Z": [ 2249 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3176 ], "B": [ 3177 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3173 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3176 ], "B": [ 3177 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3174 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3178 ], "C": [ 3179 ], "D": [ 577 ], "Z": [ 3175 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3180 ], "B": [ 3181 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3107 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3180 ], "B": [ 3181 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3108 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3182 ], "C": [ 3183 ], "D": [ 577 ], "Z": [ 3109 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3184 ], "BLUT": [ 3185 ], "C0": [ 3186 ], "Z": [ 2319 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3187 ], "BLUT": [ 3188 ], "C0": [ 3189 ], "Z": [ 2318 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3190 ], "B": [ 3191 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3187 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3190 ], "B": [ 3191 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3188 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3192 ], "C": [ 3193 ], "D": [ 577 ], "Z": [ 3189 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3194 ], "BLUT": [ 3195 ], "C0": [ 3196 ], "Z": [ 2393 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3197 ], "B": [ 3198 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3194 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3197 ], "B": [ 3198 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3195 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3199 ], "C": [ 3200 ], "D": [ 577 ], "Z": [ 3196 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3201 ], "BLUT": [ 3202 ], "C0": [ 3203 ], "Z": [ 2394 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3204 ], "B": [ 3205 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3201 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3204 ], "B": [ 3205 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3202 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3206 ], "C": [ 3207 ], "D": [ 577 ], "Z": [ 3203 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3208 ], "BLUT": [ 3209 ], "C0": [ 3210 ], "Z": [ 2320 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3211 ], "B": [ 3212 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3208 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3211 ], "B": [ 3212 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3209 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3213 ], "C": [ 3214 ], "D": [ 577 ], "Z": [ 3210 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3215 ], "BLUT": [ 3216 ], "C0": [ 3217 ], "Z": [ 2250 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3218 ], "B": [ 3219 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3215 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3218 ], "B": [ 3219 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3216 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3220 ], "C": [ 3221 ], "D": [ 577 ], "Z": [ 3217 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3222 ], "BLUT": [ 3223 ], "C0": [ 3224 ], "Z": [ 2321 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3225 ], "B": [ 3226 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3222 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3225 ], "B": [ 3226 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3223 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3227 ], "C": [ 3228 ], "D": [ 577 ], "Z": [ 3224 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3229 ], "BLUT": [ 3230 ], "C0": [ 3231 ], "Z": [ 2395 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3232 ], "B": [ 3233 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3229 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3232 ], "B": [ 3233 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3230 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3234 ], "C": [ 3235 ], "D": [ 577 ], "Z": [ 3231 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3236 ], "BLUT": [ 3237 ], "C0": [ 3238 ], "Z": [ 2178 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3239 ], "B": [ 3240 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3236 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3239 ], "B": [ 3240 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3237 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3241 ], "C": [ 3242 ], "D": [ 577 ], "Z": [ 3238 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3243 ], "BLUT": [ 3244 ], "C0": [ 3245 ], "Z": [ 2213 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3246 ], "B": [ 3247 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3243 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3246 ], "B": [ 3247 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3244 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3248 ], "C": [ 3249 ], "D": [ 577 ], "Z": [ 3245 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3250 ], "BLUT": [ 3251 ], "C0": [ 3252 ], "Z": [ 2322 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3253 ], "B": [ 3254 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3250 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3253 ], "B": [ 3254 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3251 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3255 ], "C": [ 3256 ], "D": [ 577 ], "Z": [ 3252 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3257 ], "B": [ 3258 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3184 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3257 ], "B": [ 3258 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3185 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3259 ], "C": [ 3260 ], "D": [ 577 ], "Z": [ 3186 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3261 ], "BLUT": [ 3262 ], "C0": [ 3263 ], "Z": [ 2214 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3264 ], "BLUT": [ 3265 ], "C0": [ 3266 ], "Z": [ 2251 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3267 ], "B": [ 3268 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3264 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3267 ], "B": [ 3268 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3265 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3269 ], "C": [ 3270 ], "D": [ 577 ], "Z": [ 3266 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3271 ], "BLUT": [ 3272 ], "C0": [ 3273 ], "Z": [ 2396 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3274 ], "B": [ 3275 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3271 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3274 ], "B": [ 3275 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3272 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3276 ], "C": [ 3277 ], "D": [ 577 ], "Z": [ 3273 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3278 ], "BLUT": [ 3279 ], "C0": [ 3280 ], "Z": [ 2252 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3281 ], "B": [ 3282 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3278 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3281 ], "B": [ 3282 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3279 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3283 ], "C": [ 3284 ], "D": [ 577 ], "Z": [ 3280 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3285 ], "BLUT": [ 3286 ], "C0": [ 3287 ], "Z": [ 2391 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3288 ], "B": [ 3289 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3285 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3288 ], "B": [ 3289 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3286 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3290 ], "C": [ 3291 ], "D": [ 577 ], "Z": [ 3287 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3292 ], "B": [ 3293 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3261 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3292 ], "B": [ 3293 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3262 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3294 ], "C": [ 3295 ], "D": [ 577 ], "Z": [ 3263 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3296 ], "BLUT": [ 3297 ], "C0": [ 3298 ], "Z": [ 2247 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3299 ], "B": [ 3300 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3296 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3299 ], "B": [ 3300 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3297 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3301 ], "C": [ 3302 ], "D": [ 577 ], "Z": [ 3298 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3303 ], "BLUT": [ 3304 ], "C0": [ 3305 ], "Z": [ 2281 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3306 ], "B": [ 3307 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3303 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3306 ], "B": [ 3307 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3304 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3308 ], "C": [ 3309 ], "D": [ 577 ], "Z": [ 3305 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3310 ], "BLUT": [ 3311 ], "C0": [ 3312 ], "Z": [ 2353 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3313 ], "B": [ 3314 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3310 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3313 ], "B": [ 3314 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 3311 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3315 ], "C": [ 3316 ], "D": [ 577 ], "Z": [ 3312 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3317 ], "B": [ 3318 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2873 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3317 ], "B": [ 3318 ], "C": [ 576 ], "D": [ 577 ], "Z": [ 2874 ] } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3319 ], "C": [ 3320 ], "D": [ 577 ], "Z": [ 2875 ] } }, "u_neuron.y_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 348 ], "LSR": [ 3 ], "Q": [ 238 ] } }, "u_neuron.y_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 351 ], "LSR": [ 3 ], "Q": [ 233 ] } }, "u_neuron.y_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 354 ], "LSR": [ 3 ], "Q": [ 240 ] } }, "u_neuron.y_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 357 ], "LSR": [ 3 ], "Q": [ 239 ] } }, "u_neuron.y_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 344 ], "LSR": [ 3 ], "Q": [ 235 ] } }, "u_neuron.y_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 360 ], "LSR": [ 3 ], "Q": [ 237 ] } }, "u_neuron.y_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 363 ], "LSR": [ 3 ], "Q": [ 234 ] } }, "u_neuron.y_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:130.5-199.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3321 ], "CLK": [ 2 ], "DI": [ 345 ], "LSR": [ 3 ], "Q": [ 236 ] } }, "u_neuron.y_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1573 ], "D": [ 578 ], "Z": [ 3321 ] } }, "w_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2703 ] } }, "w_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2521 ] } }, "w_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2766 ] } }, "w_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2556 ] } }, "w_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2872 ] } }, "w_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2647 ] } }, "w_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2675 ] } }, "w_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2654 ] } }, "w_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2541 ] } }, "w_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2471 ] } }, "w_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2860 ] } }, "w_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2580 ] } }, "w_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2779 ] } }, "w_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2730 ] } }, "w_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2611 ] } }, "w_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2548 ] } }, "w_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2734 ] } }, "w_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2503 ] } }, "w_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2800 ] } }, "w_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2758 ] } }, "w_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2723 ] } }, "w_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2681 ] } }, "w_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2632 ] } }, "w_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2590 ] } }, "w_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2618 ] } }, "w_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2597 ] } }, "w_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2576 ] } }, "w_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2534 ] } }, "w_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2499 ] } }, "w_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2478 ] } }, "w_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2457 ] } }, "w_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2443 ] } }, "w_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2853 ] } }, "w_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2811 ] } }, "w_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2842 ] } }, "w_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2828 ] } }, "w_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2786 ] } }, "w_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2751 ] } }, "w_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2709 ] } }, "w_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2688 ] } }, "w_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2604 ] } }, "w_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2569 ] } }, "w_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2527 ] } }, "w_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2513 ] } }, "w_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2492 ] } }, "w_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2464 ] } }, "w_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2450 ] } }, "w_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2436 ] } }, "w_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2835 ] } }, "w_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2821 ] } }, "w_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2793 ] } }, "w_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2772 ] } }, "w_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2744 ] } }, "w_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2695 ] } }, "w_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2667 ] } }, "w_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2625 ] } }, "w_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2701 ] } }, "w_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2519 ] } }, "w_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2764 ] } }, "w_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2554 ] } }, "w_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2870 ] } }, "w_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2645 ] } }, "w_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2673 ] } }, "w_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2652 ] } }, "w_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2484 ] } }, "w_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2866 ] } }, "w_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2656 ] } }, "w_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2715 ] } }, "w_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2638 ] } }, "w_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2561 ] } }, "w_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2845 ] } }, "w_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2806 ] } }, "w_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2540 ] } }, "w_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2470 ] } }, "w_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2859 ] } }, "w_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2579 ] } }, "w_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2778 ] } }, "w_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2729 ] } }, "w_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2547 ] } }, "w_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2610 ] } }, "w_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2589 ] } }, "w_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2733 ] } }, "w_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2502 ] } }, "w_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2799 ] } }, "w_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2757 ] } }, "w_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2722 ] } }, "w_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2680 ] } }, "w_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2631 ] } }, "w_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2486 ] } }, "w_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2868 ] } }, "w_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2658 ] } }, "w_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2717 ] } }, "w_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2640 ] } }, "w_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2563 ] } }, "w_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2847 ] } }, "w_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2808 ] } }, "w_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2442 ] } }, "w_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2617 ] } }, "w_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2596 ] } }, "w_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2575 ] } }, "w_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2533 ] } }, "w_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2498 ] } }, "w_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2477 ] } }, "w_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2456 ] } }, "w_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2687 ] } }, "w_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2852 ] } }, "w_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2810 ] } }, "w_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2841 ] } }, "w_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2827 ] } }, "w_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2785 ] } }, "w_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2750 ] } }, "w_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2708 ] } }, "w_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2435 ] } }, "w_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2603 ] } }, "w_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2568 ] } }, "w_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2526 ] } }, "w_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2512 ] } }, "w_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2491 ] } }, "w_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2463 ] } }, "w_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2449 ] } }, "w_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2624 ] } }, "w_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2834 ] } }, "w_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2820 ] } }, "w_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2792 ] } }, "w_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2771 ] } }, "w_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2743 ] } }, "w_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2694 ] } }, "w_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2666 ] } }, "w_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2651 ] } }, "w_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2700 ] } }, "w_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2518 ] } }, "w_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2763 ] } }, "w_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2553 ] } }, "w_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2869 ] } }, "w_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2644 ] } }, "w_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2672 ] } }, "w_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2805 ] } }, "w_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2483 ] } }, "w_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2865 ] } }, "w_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2655 ] } }, "w_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2714 ] } }, "w_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2637 ] } }, "w_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2560 ] } }, "w_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2844 ] } }, "w_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2546 ] } }, "w_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2539 ] } }, "w_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2469 ] } }, "w_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2858 ] } }, "w_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2578 ] } }, "w_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2777 ] } }, "w_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2728 ] } }, "w_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2609 ] } }, "w_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2588 ] } }, "w_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2732 ] } }, "w_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2501 ] } }, "w_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2798 ] } }, "w_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2756 ] } }, "w_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2721 ] } }, "w_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2679 ] } }, "w_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2630 ] } }, "w_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2441 ] } }, "w_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2616 ] } }, "w_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2595 ] } }, "w_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2574 ] } }, "w_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2532 ] } }, "w_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2497 ] } }, "w_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2476 ] } }, "w_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2455 ] } }, "w_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2686 ] } }, "w_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2851 ] } }, "w_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2809 ] } }, "w_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2840 ] } }, "w_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2826 ] } }, "w_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2784 ] } }, "w_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2749 ] } }, "w_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2707 ] } }, "w_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2542 ] } }, "w_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2472 ] } }, "w_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2861 ] } }, "w_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2581 ] } }, "w_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2780 ] } }, "w_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2731 ] } }, "w_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2612 ] } }, "w_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2549 ] } }, "w_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2434 ] } }, "w_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2602 ] } }, "w_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2567 ] } }, "w_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2525 ] } }, "w_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2511 ] } }, "w_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2490 ] } }, "w_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2462 ] } }, "w_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2448 ] } }, "w_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2833 ] } }, "w_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2819 ] } }, "w_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2791 ] } }, "w_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2770 ] } }, "w_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2742 ] } }, "w_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2693 ] } }, "w_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2665 ] } }, "w_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2623 ] } }, "w_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2735 ] } }, "w_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2504 ] } }, "w_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2801 ] } }, "w_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2759 ] } }, "w_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2724 ] } }, "w_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2682 ] } }, "w_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2591 ] } }, "w_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2633 ] } }, "w_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2598 ] } }, "w_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2577 ] } }, "w_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2535 ] } }, "w_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2500 ] } }, "w_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2479 ] } }, "w_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2458 ] } }, "w_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2444 ] } }, "w_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2619 ] } }, "w_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2854 ] } }, "w_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2812 ] } }, "w_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2843 ] } }, "w_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2829 ] } }, "w_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2787 ] } }, "w_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2752 ] } }, "w_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2710 ] } }, "w_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2689 ] } }, "w_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2605 ] } }, "w_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2570 ] } }, "w_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2528 ] } }, "w_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2514 ] } }, "w_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2493 ] } }, "w_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2465 ] } }, "w_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2451 ] } }, "w_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2437 ] } }, "w_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2836 ] } }, "w_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2822 ] } }, "w_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2794 ] } }, "w_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2773 ] } }, "w_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2745 ] } }, "w_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2696 ] } }, "w_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2668 ] } }, "w_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2626 ] } }, "w_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2702 ] } }, "w_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2520 ] } }, "w_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2765 ] } }, "w_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2555 ] } }, "w_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2871 ] } }, "w_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2646 ] } }, "w_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2674 ] } }, "w_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2653 ] } }, "w_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3322 ], "LSR": [ 3 ], "Q": [ 2485 ] } }, "w_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3323 ], "LSR": [ 3 ], "Q": [ 2867 ] } }, "w_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3324 ], "LSR": [ 3 ], "Q": [ 2657 ] } }, "w_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3325 ], "LSR": [ 3 ], "Q": [ 2716 ] } }, "w_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3326 ], "LSR": [ 3 ], "Q": [ 2639 ] } }, "w_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3327 ], "LSR": [ 3 ], "Q": [ 2562 ] } }, "w_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3328 ], "LSR": [ 3 ], "Q": [ 2846 ] } }, "w_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 3329 ], "LSR": [ 3 ], "Q": [ 2807 ] } }, "weight_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 158 ], "LSR": [ 3 ], "Q": [ 3329 ] } }, "weight_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 159 ], "LSR": [ 3 ], "Q": [ 3328 ] } }, "weight_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 160 ], "LSR": [ 3 ], "Q": [ 3327 ] } }, "weight_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 3 ], "Q": [ 3326 ] } }, "weight_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 162 ], "LSR": [ 3 ], "Q": [ 3325 ] } }, "weight_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 163 ], "LSR": [ 3 ], "Q": [ 3324 ] } }, "weight_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 164 ], "LSR": [ 3 ], "Q": [ 3323 ] } }, "weight_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1376 ], "CLK": [ 2 ], "DI": [ 165 ], "LSR": [ 3 ], "Q": [ 3322 ] } }, "x_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3095 ] } }, "x_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2906 ] } }, "x_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3029 ] } }, "x_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3102 ] } }, "x_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2885 ] } }, "x_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2990 ] } }, "x_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3067 ] } }, "x_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1232 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2976 ] } }, "x_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2996 ] } }, "x_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2961 ] } }, "x_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 2912 ] } }, "x_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3052 ] } }, "x_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3294 ] } }, "x_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3248 ] } }, "x_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3171 ] } }, "x_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1242 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3143 ] } }, "x_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3045 ] } }, "x_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3301 ] } }, "x_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3283 ] } }, "x_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3269 ] } }, "x_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3220 ] } }, "x_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3178 ] } }, "x_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3129 ] } }, "x_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1243 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3087 ] } }, "x_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3308 ] } }, "x_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3122 ] } }, "x_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3080 ] } }, "x_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3038 ] } }, "x_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3003 ] } }, "x_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2968 ] } }, "x_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2933 ] } }, "x_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1250 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2891 ] } }, "x_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3150 ] } }, "x_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3259 ] } }, "x_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3105 ] } }, "x_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3319 ] } }, "x_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3255 ] } }, "x_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3227 ] } }, "x_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3213 ] } }, "x_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1237 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3192 ] } }, "x_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3315 ] } }, "x_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3073 ] } }, "x_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3059 ] } }, "x_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3024 ] } }, "x_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3010 ] } }, "x_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2982 ] } }, "x_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2947 ] } }, "x_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1221 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2926 ] } }, "x_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3115 ] } }, "x_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3290 ] } }, "x_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3276 ] } }, "x_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3234 ] } }, "x_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3206 ] } }, "x_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3199 ] } }, "x_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3164 ] } }, "x_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1222 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3136 ] } }, "x_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3027 ] } }, "x_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3100 ] } }, "x_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2883 ] } }, "x_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2988 ] } }, "x_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3065 ] } }, "x_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2974 ] } }, "x_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3093 ] } }, "x_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1247 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2904 ] } }, "x_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3181 ] } }, "x_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2950 ] } }, "x_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3240 ] } }, "x_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3156 ] } }, "x_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3016 ] } }, "x_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2918 ] } }, "x_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2939 ] } }, "x_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1249 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2897 ] } }, "x_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2995 ] } }, "x_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2960 ] } }, "x_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 2911 ] } }, "x_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3293 ] } }, "x_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3247 ] } }, "x_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3170 ] } }, "x_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3142 ] } }, "x_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1212 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3051 ] } }, "x_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3300 ] } }, "x_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3282 ] } }, "x_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3268 ] } }, "x_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3219 ] } }, "x_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3177 ] } }, "x_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3128 ] } }, "x_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3086 ] } }, "x_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1248 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3044 ] } }, "x_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2941 ] } }, "x_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2899 ] } }, "x_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3183 ] } }, "x_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3242 ] } }, "x_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3158 ] } }, "x_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3018 ] } }, "x_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2920 ] } }, "x_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1231 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2952 ] } }, "x_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3121 ] } }, "x_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3079 ] } }, "x_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3037 ] } }, "x_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3002 ] } }, "x_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2967 ] } }, "x_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2932 ] } }, "x_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2890 ] } }, "x_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1215 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3307 ] } }, "x_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3149 ] } }, "x_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3258 ] } }, "x_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3104 ] } }, "x_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3318 ] } }, "x_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3254 ] } }, "x_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3226 ] } }, "x_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3212 ] } }, "x_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1219 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3191 ] } }, "x_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3072 ] } }, "x_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3058 ] } }, "x_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3023 ] } }, "x_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3009 ] } }, "x_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2981 ] } }, "x_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2946 ] } }, "x_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2925 ] } }, "x_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1214 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3314 ] } }, "x_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3135 ] } }, "x_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3114 ] } }, "x_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3289 ] } }, "x_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3275 ] } }, "x_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3233 ] } }, "x_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3205 ] } }, "x_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3198 ] } }, "x_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1217 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3163 ] } }, "x_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3092 ] } }, "x_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2903 ] } }, "x_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3026 ] } }, "x_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3099 ] } }, "x_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2882 ] } }, "x_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2987 ] } }, "x_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3064 ] } }, "x_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1235 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2973 ] } }, "x_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2938 ] } }, "x_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2896 ] } }, "x_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3180 ] } }, "x_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3239 ] } }, "x_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3155 ] } }, "x_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3015 ] } }, "x_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2949 ] } }, "x_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1236 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2917 ] } }, "x_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3050 ] } }, "x_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2994 ] } }, "x_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2959 ] } }, "x_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 2910 ] } }, "x_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3292 ] } }, "x_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3246 ] } }, "x_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3169 ] } }, "x_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1234 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3141 ] } }, "x_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3043 ] } }, "x_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3299 ] } }, "x_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3281 ] } }, "x_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3267 ] } }, "x_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3218 ] } }, "x_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3176 ] } }, "x_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3127 ] } }, "x_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1240 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3085 ] } }, "x_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3120 ] } }, "x_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3078 ] } }, "x_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3036 ] } }, "x_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3001 ] } }, "x_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2966 ] } }, "x_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2931 ] } }, "x_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2889 ] } }, "x_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1252 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3306 ] } }, "x_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3257 ] } }, "x_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3103 ] } }, "x_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3317 ] } }, "x_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3253 ] } }, "x_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3225 ] } }, "x_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3211 ] } }, "x_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3190 ] } }, "x_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1239 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3148 ] } }, "x_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2997 ] } }, "x_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2962 ] } }, "x_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 2913 ] } }, "x_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3295 ] } }, "x_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3249 ] } }, "x_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3172 ] } }, "x_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3144 ] } }, "x_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1229 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3053 ] } }, "x_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3313 ] } }, "x_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3071 ] } }, "x_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3057 ] } }, "x_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3022 ] } }, "x_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3008 ] } }, "x_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2980 ] } }, "x_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2945 ] } }, "x_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1246 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2924 ] } }, "x_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3288 ] } }, "x_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3274 ] } }, "x_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3232 ] } }, "x_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3204 ] } }, "x_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3197 ] } }, "x_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3162 ] } }, "x_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3134 ] } }, "x_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1251 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3113 ] } }, "x_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3302 ] } }, "x_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3284 ] } }, "x_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3270 ] } }, "x_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3221 ] } }, "x_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3179 ] } }, "x_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3130 ] } }, "x_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3088 ] } }, "x_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1230 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3046 ] } }, "x_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3123 ] } }, "x_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3081 ] } }, "x_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3039 ] } }, "x_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3004 ] } }, "x_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2969 ] } }, "x_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2934 ] } }, "x_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2892 ] } }, "x_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1227 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3309 ] } }, "x_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3260 ] } }, "x_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3106 ] } }, "x_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3320 ] } }, "x_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3256 ] } }, "x_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3228 ] } }, "x_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3214 ] } }, "x_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3193 ] } }, "x_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1225 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3151 ] } }, "x_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3074 ] } }, "x_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3060 ] } }, "x_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3025 ] } }, "x_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3011 ] } }, "x_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2983 ] } }, "x_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2948 ] } }, "x_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2927 ] } }, "x_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1224 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3316 ] } }, "x_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3291 ] } }, "x_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 3277 ] } }, "x_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3235 ] } }, "x_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3207 ] } }, "x_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3200 ] } }, "x_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3165 ] } }, "x_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3137 ] } }, "x_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1226 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 3116 ] } }, "x_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 3094 ] } }, "x_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2905 ] } }, "x_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3028 ] } }, "x_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3101 ] } }, "x_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 2884 ] } }, "x_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 2989 ] } }, "x_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 3066 ] } }, "x_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1244 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2975 ] } }, "x_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2131 ], "LSR": [ 3 ], "Q": [ 2940 ] } }, "x_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2126 ], "LSR": [ 3 ], "Q": [ 2898 ] } }, "x_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2129 ], "LSR": [ 3 ], "Q": [ 3182 ] } }, "x_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2127 ], "LSR": [ 3 ], "Q": [ 3241 ] } }, "x_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2125 ], "LSR": [ 3 ], "Q": [ 3157 ] } }, "x_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2124 ], "LSR": [ 3 ], "Q": [ 3017 ] } }, "x_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2130 ], "LSR": [ 3 ], "Q": [ 2919 ] } }, "x_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1245 ], "CLK": [ 2 ], "DI": [ 2128 ], "LSR": [ 3 ], "Q": [ 2951 ] } } }, "netnames": { "act_rd_data": { "hide_name": 0, "bits": [ 2128, 2130, 2124, 2125, 2127, 2129, 2126, 2131 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:188.34-188.45" } }, "act_wr_addr": { "hide_name": 0, "bits": [ 169, 171, 177, 179, 181, 183, 185, 187, 189, 191, 173, 175 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:185.34-185.45" } }, "act_wr_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 168, 170, 176, 178, 180, 182, 184, 186, 188, 190, 172, 174 ], "attributes": { } }, "act_wr_data": { "hide_name": 0, "bits": [ 218, 220, 222, 224, 226, 228, 230, 232 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:186.34-186.45" } }, "act_wr_data_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 217, 219, 221, 223, 225, 227, 229, 231 ], "attributes": { } }, "act_wr_en": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:184.34-184.43" } }, "act_wr_en_TRELLIS_FF_DI_Q": { "hide_name": 0, "bits": [ 242 ], "attributes": { "single_bit_vector": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:17.32-17.44" } }, "act_wr_en_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 243 ], "attributes": { } }, "act_wr_en_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 244 ], "attributes": { } }, "activation_reg": { "hide_name": 0, "bits": [ 248, 247 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:221.23-221.37" } }, "activation_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 249, 256, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN": { "hide_name": 0, "bits": [ 259 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 265 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 270 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 275 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 280 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 285 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 290 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 295 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 300 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 305 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 310 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 315 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 319 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 320 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 316 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 317 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 311 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 312 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 306 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 307 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 301 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 302 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 296 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 297 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 291 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 292 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 286 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 287 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 281 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 282 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 276 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 277 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 271 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 272 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 266 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 267 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_COUT": { "hide_name": 0, "bits": [ 260 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:165.42-165.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_1_S1": { "hide_name": 0, "bits": [ 262 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ 254 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 325 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 332 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 249, 339, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 249, 340, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 249, 333, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 249, 334, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 249, 326, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z": { "hide_name": 0, "bits": [ 341 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 348, 351, 354, 357, 344, 360, 363, 345 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 350 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 352 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 353 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 355 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 356 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 358 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 361 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 362 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 347 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 249, 327, 261, 258, 343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 255 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 366 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 369 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 372 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 375 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 378 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 376, 299 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 377, 293 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 379 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 380 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 381 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 382 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 384 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 373, 304 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 374, 298 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 397 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 398 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 399 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 400 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 383 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 370, 309 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 371, 303 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 410 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 411 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 412 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 413 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 401 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 367, 314 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 368, 308 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 423 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 424 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 425 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 426 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 414 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 364, 318 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 365, 313 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 436 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 441 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 444 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 445 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 442 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 451 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 452 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 437 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 438 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 453 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 456 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 457 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 454 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 461 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 462 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 439 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 463 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 465 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 466 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 464 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 467 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 468 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 427 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 578, 253, 257 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 469 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 474 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 477 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 478 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 475 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 482 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 483 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 470 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 484 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 486 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 487 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 485 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 488 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 489 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 471 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 490 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 493 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 494 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 491 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 498 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 499 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 472 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 500 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 502 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 503 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 501 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 504 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 505 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 473 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0": { "hide_name": 0, "bits": [ 506 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 511 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 514 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 515 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 512 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 519 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 520 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 507 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 521 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 523 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 524 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 522 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 525 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 526 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0": { "hide_name": 0, "bits": [ 508 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 527 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 530 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 531 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 528 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 535 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 536 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 509 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 537 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 539 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 540 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 538 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 541 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 542 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 510 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0": { "hide_name": 0, "bits": [ 543, 534, 554, 532 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 548 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 550 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 551 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 549 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 556 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 557 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 544 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 558 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 560 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 561 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 559 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 562 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 563 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0": { "hide_name": 0, "bits": [ 545 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B": { "hide_name": 0, "bits": [ 564, 555, 552 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_LUT4_B_Z": { "hide_name": 0, "bits": [ 578, 338, 340 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 565 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 566 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D": { "hide_name": 0, "bits": [ 568, 569, 570, 571, 567 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 572 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 573 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 578, 337, 339 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 591, 568, 569, 570, 772, 584, 567 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 582 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 586 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 588 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 589 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 587 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 593 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 594 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 595 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 597 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 598 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 596 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 599 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 600 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 601, 602, 603, 585 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 611, 612, 613, 590, 591, 592, 601 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 604 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 607 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 609 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 610 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 608 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 614 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 615 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 605 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 616 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 618 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 619 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 617 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 620 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 621 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 622, 623, 624, 606 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 632, 633, 634, 611, 612, 613, 622 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 625 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 628 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 630 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 631 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 629 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 635 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 636 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 626 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 637 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 639 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 640 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 638 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 641 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 642 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 643, 644, 645, 627 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 653, 654, 655, 632, 633, 634, 643 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 646 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 649 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 651 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 652 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 650 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 656 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 657 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 647 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 658 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 660 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 661 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 659 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 662 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 663 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 664, 665, 666, 648 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 674, 675, 676, 653, 654, 655, 664 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 667 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 670 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 672 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 673 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 671 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 677 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 678 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 668 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 679 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 681 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 682 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 680 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 683 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 684 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 685, 686, 687, 669 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 695, 696, 697, 674, 675, 676, 685 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0": { "hide_name": 0, "bits": [ 688 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 691 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 693 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 694 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 692 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 698 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 699 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1": { "hide_name": 0, "bits": [ 689 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 700 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 702 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 703 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 701 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 704 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 705 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z": { "hide_name": 0, "bits": [ 709, 710, 714, 690 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 459, 449, 460, 450, 458, 455 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 718, 719, 720 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 480, 460, 481, 458, 479, 476 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 730, 731, 732 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 496, 481, 497, 479, 495, 492 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 739, 740, 741 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 517, 518, 497, 495, 516, 513 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 751 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 752 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 748 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 749 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_A_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 753, 754, 755, 756, 750 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 533, 518, 534, 516, 532, 529 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 763 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 764 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 760 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 761 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_SD_Z_LUT4_D_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 765, 766, 767, 768, 762 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_D": { "hide_name": 0, "bits": [ 591, 772, 584, 773 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z": { "hide_name": 0, "bits": [ 553, 534, 554, 555, 552, 532 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 774 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 776 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 778 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 779 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 777 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 780 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 781 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 775 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 782 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 784 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 785 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 783 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 786 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 787 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 770, 788, 789, 790 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 546 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 547 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 794 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 795 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 330, 333 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 331, 334 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 323, 326 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 324, 327 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 440 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 578, 252, 256 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S1_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 839, 813, 837, 838, 835, 841, 796, 804, 802, 834, 840, 805, 809, 806, 836, 810, 801, 803, 808, 812, 815, 817, 819, 821, 823, 825, 827, 829, 831, 833, 798, 800 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 842 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 844 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 845 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 846 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 847 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 848 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 807, 294 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 811, 288 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 849 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 850 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 851 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 852 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 853 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 814, 289 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 816, 283 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 860 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 861 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 862 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 863 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 864 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 818, 284 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 820, 278 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 871 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 872 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 873 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 874 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 875 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 822, 279 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 824, 273 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 882 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 883 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 884 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 885 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 886 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 826, 274 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 828, 268 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 893 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 894 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 895 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 896 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 897 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 578, 830, 269 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 578, 832, 263 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 904 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 905 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 906 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 907 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 908 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 915 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 916 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_B": { "hide_name": 0, "bits": [ 976, 977, 1118, 1114, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C": { "hide_name": 0, "bits": [ 923, 924, 925 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 389, 920, 921, 922 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 930, 931, 932, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 912, 913, 914 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 934, 931, 935, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 909, 910, 911 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 936, 931, 937, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 901, 902, 903 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 938, 931, 939, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 898, 899, 900 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 940, 931, 941, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 890, 891, 892 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 942, 931, 943, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 887, 888, 889 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 944, 931, 945, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 879, 880, 881 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 947, 389, 948 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 876, 877, 878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 950, 389, 951 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 868, 869, 870 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 952, 389, 953 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 865, 866, 867 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 955, 389, 956 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 857, 858, 859 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 958, 389, 959 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 854, 855, 856 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 961, 931, 962, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 389, 390, 391, 392 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C": { "hide_name": 0, "bits": [ 969, 931, 970, 924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_2_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 385, 386, 387, 388 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 963, 964 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 978, 979 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 968, 974, 975 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 389, 933, 391 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 980 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 981 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 983, 984, 985, 986, 982 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D": { "hide_name": 0, "bits": [ 986, 987, 988 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 393, 394, 395, 396 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 989 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 990 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 996 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 997 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z": { "hide_name": 0, "bits": [ 402, 403, 404, 405 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1005, 1006, 1007 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_A": { "hide_name": 0, "bits": [ 999, 1000, 1001, 1002, 998 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 1002, 1003, 1004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 406, 407, 408, 409 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 1023, 1024, 1025 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 415, 416, 417, 418 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1026, 1027, 1028 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 419, 420, 421, 422 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1032, 1033, 1034 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1047, 1048 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1029, 1030, 1031 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1056 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1057 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 1059, 1060, 1061, 1062, 1058 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C": { "hide_name": 0, "bits": [ 1062, 1063, 1064 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 432, 433, 434, 435 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 1071, 1072, 1073 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1065, 1066, 1067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 447, 448, 449, 450, 446, 443 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1080, 1081, 1082 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1087 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1088 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_C_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 1083, 1084, 1085, 1065, 1086 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z": { "hide_name": 0, "bits": [ 428, 429, 430, 431 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_A_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 1068, 1069, 1070 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 1044, 1045, 1046 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1099 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_C_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 1049, 1050, 1051, 1026, 1052 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1020, 1021, 1022 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 1017, 1018, 1019, 1023, 1098 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 992, 993, 994, 995, 991 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 971, 931, 972, 973 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 923, 924, 925, 926 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 389, 933, 1115, 921 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 917 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 918 ], "attributes": { } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 919 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 578, 797, 264 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 578, 799, 258 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 843 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 258, 264, 1119 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1119 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1120 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1123 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1126 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1129 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1132 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1135 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1138 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1141 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1144 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1147 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1150 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1153 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1156 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1159 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:178.42-178.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1162 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1163 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1160 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1161 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1157 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1158 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1154 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1155 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1151 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1152 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1148 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1149 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1145 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1146 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1142 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1143 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1139 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1140 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1136 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1137 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1133 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1134 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1130 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1131 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1127 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1128 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1124 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1125 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1121 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1122 ], "attributes": { "unused_bits": "0 " } }, "activation_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1164 ], "attributes": { } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1165, 1166, 1167 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1169 ], "attributes": { } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1170 ], "attributes": { } }, "activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1168 ], "attributes": { } }, "bias_reg": { "hide_name": 0, "bits": [ 335, 336, 328, 329, 321, 322, 250, 251 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:220.23-220.31" } }, "bias_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1174 ], "attributes": { } }, "bias_reg_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1171, 1173, 1175 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "busy": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:95.17-95.21" } }, "busy_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1176 ], "attributes": { } }, "busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1177 ], "attributes": { } }, "clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:86.16-86.19" } }, "conn_i": { "hide_name": 0, "bits": [ 1186, 1188, 1206, 1207, 1194, 1195 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:167.30-167.36" } }, "conn_i_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1185, 1187, 1201, 1191, 1205, 1193 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 1192, 1190 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_1_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1197 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_1_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1198, 1190 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 1199, 1202 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_3_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1203 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_3_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1204 ], "attributes": { "unused_bits": "0 " } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1189, 1190 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1196 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "conn_i_TRELLIS_FF_Q_1_DI_LUT4_Z_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1199, 1200 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1184 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1188, 1185 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 3, 1213, 1210 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C": { "hide_name": 0, "bits": [ 3, 1213, 1218 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1217 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1219 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1215 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1214 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_C": { "hide_name": 0, "bits": [ 3, 1216, 1220 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 1222 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1221 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C": { "hide_name": 0, "bits": [ 3, 1223, 1209 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1226 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1227 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1225 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_Z": { "hide_name": 0, "bits": [ 1224 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C": { "hide_name": 0, "bits": [ 3, 1228, 1216 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1231 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1232 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1230 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_Z": { "hide_name": 0, "bits": [ 1229 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C": { "hide_name": 0, "bits": [ 3, 1233, 1209 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D": { "hide_name": 0, "bits": [ 3, 1218, 1238 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1239 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_D_LUT4_C_Z": { "hide_name": 0, "bits": [ 1237 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1236 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1240 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1235 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_Z": { "hide_name": 0, "bits": [ 1234 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C": { "hide_name": 0, "bits": [ 3, 1241, 1209 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1244 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1245 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1243 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_6_Z": { "hide_name": 0, "bits": [ 1242 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_7_Z": { "hide_name": 0, "bits": [ 1246 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C": { "hide_name": 0, "bits": [ 3, 1211, 1218 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1248 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1249 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1247 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1212 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 1238, 1209 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1251 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1252 ], "attributes": { } }, "conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1250 ], "attributes": { } }, "conn_ptr_acc": { "hide_name": 0, "bits": [ 1268, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1269, 1271, 1270, 1254, 1255, 1272, 1273, 1274, 1267, 1275, 1278, 1279, 1280, 1257, 1258 ], "attributes": { } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE": { "hide_name": 0, "bits": [ 1256 ], "attributes": { } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1165, 1166, 1276 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1277 ], "attributes": { } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1253 ], "attributes": { } }, "conn_ptr_acc_TRELLIS_FF_Q_6_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1259 ], "attributes": { } }, "desc_addr": { "hide_name": 0, "bits": [ 1283, 1285, 1307, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1287, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1309, 1311, 1313 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:161.26-161.35" } }, "desc_byte_idx": { "hide_name": 0, "bits": [ 1166, 1165, 1173, 1171 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:162.16-162.29" } }, "desc_byte_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1330, 1329, 1331, 1332 ], "attributes": { } }, "desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1333 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1334 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "done": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:96.17-96.21" } }, "done_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 4, 3, 1337, 1335 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 1338, 1657, 1340, 1344, 1351, 1659, 1357, 1363, 1355, 1366, 1349, 1353 ], "attributes": { } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z_6_D": { "hide_name": 0, "bits": [ 1358, 1342, 1356 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 1364 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 1365 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1360 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "done_TRELLIS_FF_Q_DI_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1361 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "done_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 166, 1182, 1369, 1347 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1336 ], "attributes": { } }, "edge_byte_idx": { "hide_name": 0, "bits": [ 1372, 1374 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:168.16-168.29" } }, "edge_byte_idx_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1371, 1373 ], "attributes": { } }, "edge_byte_idx_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1370 ], "attributes": { } }, "edge_byte_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 166, 1374, 1371 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "edge_byte_idx_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 1376 ], "attributes": { } }, "err": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:97.17-97.20" } }, "err_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1377 ], "attributes": { } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B": { "hide_name": 0, "bits": [ 192, 246, 1378, 1380 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z": { "hide_name": 0, "bits": [ 1182, 192, 1368, 1179, 1347 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1381 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 1382 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 1281 ], "attributes": { } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1383, 1384, 1385, 1386 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 93, 1392, 1393, 1394 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1396 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1421, 1422, 1400, 1397 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1395 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1427, 1428, 1403, 1399 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1398 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1429, 1430, 1406, 1402 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1401 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1418, 1419, 1409, 1405 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1404 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1425, 1426, 1412, 1408 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1407 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1433, 1434, 1415, 1411, 1420 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1410 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1423, 1424, 1417, 1414 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1413 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:561.43-561.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1416 ], "attributes": { "unused_bits": "0 " } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1388, 1389, 1390, 1391 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1432 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 1182, 192, 1379, 1435 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1178, 1179, 1180, 1181 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "err_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1183, 1368 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx": { "hide_name": 0, "bits": [ 212, 214, 208, 204, 198, 193, 201, 210, 200, 196, 205, 216, 1443, 1445, 1447, 1449 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:158.16-158.22" } }, "in_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1438, 1439, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1440, 1441, 1442, 1444, 1446, 1448 ], "attributes": { } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 245, 1461 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1463 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1464 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D": { "hide_name": 0, "bits": [ 245, 1466 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1467 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1468 ], "attributes": { "unused_bits": "0 " } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 245, 1469 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1471 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1472 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 245, 1473 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1474 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1475 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 245, 1476 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1477 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1459 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 245, 1479 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1470 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1460 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 245, 1480 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1462 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1465 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 245, 1458 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1481 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 245, 1478 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_conn_acc": { "hide_name": 0, "bits": [ 1482, 1497, 1484, 1485, 1486, 1487, 1488, 1489, 1483, 1490, 1491, 1492, 1493, 1494, 1495, 1496 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:164.16-164.26" } }, "n_conn_padded_reg": { "hide_name": 0, "bits": [ "0", "0", "0", 575, 574, 1507, 1509, 1511, 1513, 1515, 1517, 1519, 1521, 1501, 1503, 1505 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:222.23-222.40" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3330, 3331, 3332, 1499, 1498, 1506, 1508, 1510, 1512, 1514, 1516, 1518, 1520, 1500, 1502, 1504 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27", "unused_bits": "0 1 2" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN": { "hide_name": 0, "bits": [ 1524 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1527 ], "attributes": { "unused_bits": "0 " } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1528 ], "attributes": { "unused_bits": "0 " } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 1525 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_S0": { "hide_name": 0, "bits": [ 1526 ], "attributes": { "unused_bits": "0 " } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_2_COUT": { "hide_name": 0, "bits": [ 1529 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_3_COUT": { "hide_name": 0, "bits": [ 1530 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_4_COUT": { "hide_name": 0, "bits": [ 1531 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_5_COUT": { "hide_name": 0, "bits": [ 1522 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_6_COUT": { "hide_name": 0, "bits": [ 1532 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1523 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "n_inputs_graph": { "hide_name": 0, "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:107.33-107.47" } }, "n_out": { "hide_name": 0, "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:109.33-109.38" } }, "neuron_busy": { "hide_name": 0, "bits": [ 1573 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:225.23-225.34" } }, "neuron_done": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:226.23-226.34" } }, "neuron_idx": { "hide_name": 0, "bits": [ 1393, 1424, 1423, 1434, 1433, 1426, 1425, 1419, 1418, 1430, 1429, 1428, 1427, 1422, 1421, 1392 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:159.16-159.26" } }, "neuron_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1533, 1534, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1535, 1536, 1537, 1538, 1539, 1540 ], "attributes": { } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 1182, 192, 1552 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1554 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1551 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 1182, 192, 1555 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1556 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1557 ], "attributes": { "unused_bits": "0 " } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 1182, 192, 1560 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1562 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1563 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1182, 192, 1550 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1564 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1565 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 1182, 192, 1568 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1569 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1559 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 1182, 192, 1570 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1553 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1566 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 1182, 192, 1571 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1561 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1567 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1182, 192, 1549 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1572 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:566.46-566.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1182, 192, 1558 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "neuron_start": { "hide_name": 0, "bits": [ 1574 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:219.23-219.35" } }, "neuron_start_LUT4_D_Z": { "hide_name": 0, "bits": [ 1575 ], "attributes": { } }, "neuron_y": { "hide_name": 0, "bits": [ 238, 233, 240, 239, 235, 237, 234, 236 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:224.23-224.31" } }, "num_neurons_graph": { "hide_name": 0, "bits": [ 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:108.33-108.50" } }, "out_base": { "hide_name": 0, "bits": [ 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:106.33-106.41" } }, "out_id_acc": { "hide_name": 0, "bits": [ 211, 213, 207, 203, 197, 194, 202, 209, 199, 195, 206, 215, 1576, 1577, 1578, 1579 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:165.16-165.26" } }, "ram_addr": { "hide_name": 0, "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:119.34-119.42" } }, "ram_rdata": { "hide_name": 0, "bits": [ 158, 159, 160, 161, 162, 163, 164, 165 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:122.34-122.43" } }, "ram_ready": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:123.34-123.43" } }, "ram_req": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:117.34-117.41" } }, "ram_req_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1604 ], "attributes": { } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1339, 1350, 1352, 1359 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1436, 1606 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 4, 3, 1387, 1607 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1580 ], "attributes": { } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1341, 1342, 1343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1578, 1609 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1579, 1610, 1611 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1611 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1614 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1619 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1624 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1629 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1634 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1639 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1644 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1649 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1650 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1645 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1646 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1640 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1641 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1635 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1636 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1630 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1631 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1625 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1626 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1620 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1621 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1615 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1616 ], "attributes": { "unused_bits": "0 " } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 574, 575, 1651, 1652 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1505, 1503, 1501, 1653 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "ram_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1605 ], "attributes": { } }, "ram_wdata": { "hide_name": 0, "bits": [ 150, 151, 152, 153, 154, 155, 156, 157 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:120.34-120.43" } }, "ram_wr": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:118.34-118.40" } }, "ram_wr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1654 ], "attributes": { } }, "rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:87.16-87.19" } }, "run_start": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:94.17-94.26" } }, "src_id_acc": { "hide_name": 0, "bits": [ 1647, 1648, 1642, 1643, 1637, 1638, 1632, 1633, 1627, 1628, 1622, 1623, 1617, 1618, 1612, 1613 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:169.16-169.26" } }, "src_id_acc_TRELLIS_FF_Q_1_CE": { "hide_name": 0, "bits": [ 1656 ], "attributes": { } }, "src_id_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1655 ], "attributes": { } }, "state": { "hide_name": 0, "bits": [ 1337, 1354, 1172, 1387, 245, 1352, 1358, 1350, 192, 1436, 1339, 1182, 1199 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "state_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 1658 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 1659 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1346 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 1661 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1665 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1667 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1670 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1673 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1676 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1679 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1682 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1685 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1686 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1683 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1684 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1680 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1681 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1677 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1678 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1674 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1675 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1671 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1672 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1668 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1669 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1666 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1660 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1662 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1687 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1690 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1693 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1696 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1699 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1702 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1705 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1706 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1703 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1704 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1700 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1701 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1697 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1698 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1694 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1695 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1691 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1692 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1688 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1689 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1663 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1664 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN": { "hide_name": 0, "bits": [ 1707 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1711 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1714 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1717 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1720 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1723 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1726 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1732, 1729 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1352, 1733, 1730 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1731 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1735, 1727 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1352, 1736, 1728 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1734 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1739, 1724 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1740, 1725 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1737 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1741 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1744, 1748, 1608, 1746 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1745, 1749, 1608, 1750 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1747 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1608, 1742, 1753, 1751 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1608, 1743, 1754, 1755 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1752 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1738 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1757, 1721 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1758, 1722 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1756 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1760, 1718 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1761, 1719 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1759 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1764, 1715 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1352, 1765, 1716 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1762 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1766 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1769 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1772, 1776, 1774 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1773, 1777, 1778 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1775 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1770, 1781, 1779 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1771, 1782, 1783 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1780 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1767, 1786, 1784 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1768, 1787, 1788 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1785 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1763 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1791, 1712 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1792, 1713 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1789 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1436, 1608, 1793, 1797, 1795 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1436, 1608, 1794, 1798, 1799 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1796 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1790 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT": { "hide_name": 0, "bits": [ 1708 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1800 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1803 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1806 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1809 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1814, 1810 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1813 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1815 ], "attributes": { "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1811 ], "attributes": { "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1817, 1807 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1812 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1818, 1822, 1824 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1820 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1823, 1808 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1826 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1828 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1436, 1608, 1829, 1832, 1834 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1831 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1833 ], "attributes": { "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1830 ], "attributes": { "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1436, 1608, 1827, 1821, 1835 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1339, 1352, 1837, 1804 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1816 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1838, 1841, 1843 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1819 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1436, 1352, 1842, 1805 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1825 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1436, 1608, 1845, 1840, 1846 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1848, 1801 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1844 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1436, 1608, 1849, 1852, 1854 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1839 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1339, 1352, 1853, 1802 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1836 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1856, 1851, 1857 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0": { "hide_name": 0, "bits": [ 1436, 1352, 1858, 1709 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1847 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1436, 1608, 1859, 1862, 1864 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1850 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1": { "hide_name": 0, "bits": [ 1339, 1352, 1863, 1710 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1865 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1867, 1870, 1869 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1339, 1608, 1868, 1871, 1872 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1860 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1855 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1339, 1608, 1866, 1861, 1875 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1873 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_BLUT": { "hide_name": 0, "bits": [ 1874 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z": { "hide_name": 0, "bits": [ 1582, 1581, 1593, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1594, 1595, 1596 ], "attributes": { } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 1880 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 1881 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 1882 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 1883 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 1884 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 1885 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 1886 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 1887 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 1888 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 1889 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 1890 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 1891 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 1892 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 1893 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 1894 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 1895 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 1896 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 1897 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 1898 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 1899 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 1878 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 1879 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 1902 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 1903 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 1904 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 1905 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 1900 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 1901 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 1906 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 1907 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 1908 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 1909 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 1910 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 1911 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 1912 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 1913 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 1914 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 1915 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 1916 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 1917 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 1918 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 1919 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_S0_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1877 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 166, 1172, 1920, 1380, 1435 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 167 ], "attributes": { } }, "state_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1657 ], "attributes": { } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1199, 1921 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 166, 3, 1178, 1208, 1190 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 166, 1172, 1922 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1182, 1375, 1347 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D": { "hide_name": 0, "bits": [ 1923, 1375, 1362, 1924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1925 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1926 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1328 ], "attributes": { } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 245, 1367, 1928, 1927 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C": { "hide_name": 0, "bits": [ 166, 4, 245, 1368, 1928 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 4, 3, 1367, 1368, 1362 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1929, 1930, 1931, 1932 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 77, 1449, 212, 1937 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1939 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1447, 1445, 1943, 1940 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1938 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1443, 216, 1946, 1942 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1941 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 205, 196, 1949, 1945 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1944 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 200, 210, 1952, 1948 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1947 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 201, 193, 1955, 1951 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1950 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 198, 204, 1958, 1954, 1961 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1953 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 208, 214, 1960, 1957 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1956 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1959 ], "attributes": { "unused_bits": "0 " } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1933, 1934, 1935, 1936 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1962 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1963 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 1964 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 1965 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_C_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 1437 ], "attributes": { } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1345, 1346, 1347, 1348 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1966 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1967 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 574, 1194, 575, 1969, 1968 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1970 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "state_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1971 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "table_base": { "hide_name": 0, "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:105.33-105.43" } }, "table_base_LUT4_A_D": { "hide_name": 0, "bits": [ 34, 1182, 192, 1972 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1974 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 33, 1182, 192, 1975 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z": { "hide_name": 0, "bits": [ 1282, 1284, 1306, 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 1308, 1310, 1312 ], "attributes": { } }, "table_base_LUT4_A_Z_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 46, 1182, 192, 1979 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_11_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1981 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_11_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 45, 1182, 192, 1978 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_13_D": { "hide_name": 0, "bits": [ 48, 1182, 192, 1983 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_13_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1984 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_13_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 47, 1182, 192, 1982 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 32, 1182, 192, 1986 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1973 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1987 ], "attributes": { "unused_bits": "0 " } }, "table_base_LUT4_A_Z_LUT4_Z_17_D": { "hide_name": 0, "bits": [ 52, 1182, 192, 1989 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_17_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1991 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_17_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 51, 1182, 192, 1977 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_18_D": { "hide_name": 0, "bits": [ 50, 1182, 192, 1992 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_18_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1990 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_18_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 49, 1182, 192, 1985 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 36, 1182, 192, 1994 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_20_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1995 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_20_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 35, 1182, 192, 1996 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 38, 1182, 192, 1993 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_2_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1997 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_2_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 37, 1182, 192, 1998 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 53, 1182, 192, 1999 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_3_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 2000 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "table_base_LUT4_A_Z_LUT4_Z_3_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 2001 ], "attributes": { "unused_bits": "0 " } }, "table_base_LUT4_A_Z_LUT4_Z_6_D": { "hide_name": 0, "bits": [ 40, 1182, 192, 2002 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_6_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2003 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_6_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 39, 1182, 192, 1976 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 42, 1182, 192, 2005 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_8_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2006 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_8_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 41, 1182, 192, 2004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 44, 1182, 192, 2007 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "table_base_LUT4_A_Z_LUT4_Z_9_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1980 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:567.46-567.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "table_base_LUT4_A_Z_LUT4_Z_9_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 43, 1182, 192, 1988 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_act_buffer clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:37.16-37.19" } }, "u_act_buffer.mem.0.0_ADA12": { "hide_name": 0, "bits": [ 1622, 2010, 2060 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA12_LUT4_D_Z": { "hide_name": 0, "bits": [ 1638, 2017, 2062, 2061 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA2": { "hide_name": 0, "bits": [ 1648, 2013, 2012, 1647 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z": { "hide_name": 0, "bits": [ 2063, 2070, 2068, 2066 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA2_LUT4_C_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 2019, 1633, 242, 2067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA3": { "hide_name": 0, "bits": [ 2015, 1643, 1648, 2013 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z": { "hide_name": 0, "bits": [ 1623, 2011, 2064, 2065 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2071 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_act_buffer.mem.0.0_ADA3_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2072 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_act_buffer.mem.0.0_ADA4": { "hide_name": 0, "bits": [ 2014, 1642, 2069 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA6": { "hide_name": 0, "bits": [ 1637, 2016, 2015, 1643 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA6_LUT4_C_Z": { "hide_name": 0, "bits": [ 2009, 1628, 2019, 1633, 2073 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_ADA8": { "hide_name": 0, "bits": [ 1627, 2008, 2018, 1632 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_DIA0": { "hide_name": 0, "bits": [ 2020 ], "attributes": { } }, "u_act_buffer.mem.0.0_DIA1": { "hide_name": 0, "bits": [ 2021 ], "attributes": { } }, "u_act_buffer.mem.0.0_DIA2": { "hide_name": 0, "bits": [ 2022 ], "attributes": { } }, "u_act_buffer.mem.0.0_DIA3": { "hide_name": 0, "bits": [ 2023 ], "attributes": { } }, "u_act_buffer.mem.0.0_DOA3": { "hide_name": 0, "bits": [ 2024, 2025, 2034, 2035 ], "attributes": { "unused_bits": "0 1 2 3" } }, "u_act_buffer.mem.0.0_DOA9": { "hide_name": 0, "bits": [ 2024, 2025, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:45.13-45.16", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_act_buffer.mem.0.0_DOB0": { "hide_name": 0, "bits": [ 2042, 2074, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_DOB1": { "hide_name": 0, "bits": [ 2075, 2043, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_DOB2": { "hide_name": 0, "bits": [ 2076, 2052, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_DOB2_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2077 ], "attributes": { } }, "u_act_buffer.mem.0.0_DOB3": { "hide_name": 0, "bits": [ 2079, 2053, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.0_DOB9": { "hide_name": 0, "bits": [ 2042, 2043, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:46.13-46.16", "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_act_buffer.mem.0.1_DIA0": { "hide_name": 0, "bits": [ 2080 ], "attributes": { } }, "u_act_buffer.mem.0.1_DIA1": { "hide_name": 0, "bits": [ 2081 ], "attributes": { } }, "u_act_buffer.mem.0.1_DIA2": { "hide_name": 0, "bits": [ 2082 ], "attributes": { } }, "u_act_buffer.mem.0.1_DIA3": { "hide_name": 0, "bits": [ 2083 ], "attributes": { } }, "u_act_buffer.mem.0.1_DOA3": { "hide_name": 0, "bits": [ 2084, 2085, 2094, 2095 ], "attributes": { "unused_bits": "0 1 2 3" } }, "u_act_buffer.mem.0.1_DOA9": { "hide_name": 0, "bits": [ 2084, 2085, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:45.13-45.16", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_act_buffer.mem.0.1_DOB0": { "hide_name": 0, "bits": [ 2120, 2102, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.1_DOB1": { "hide_name": 0, "bits": [ 2121, 2103, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.1_DOB2": { "hide_name": 0, "bits": [ 2112, 2122, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.1_DOB3": { "hide_name": 0, "bits": [ 2123, 2113, 2078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_act_buffer.mem.0.1_DOB9": { "hide_name": 0, "bits": [ 2102, 2103, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:46.13-46.16", "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_act_buffer.rd_addr": { "hide_name": 0, "bits": [ 1647, 1648, 1642, 1643, 1637, 1638, 1632, 1633, 1627, 1628, 1622, 1623 ], "attributes": { "hdlname": "u_act_buffer rd_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:49.41-49.48" } }, "u_act_buffer.rd_data": { "hide_name": 0, "bits": [ 2128, 2130, 2124, 2125, 2127, 2129, 2126, 2131 ], "signed": 1, "attributes": { "hdlname": "u_act_buffer rd_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:50.41-50.48" } }, "u_act_buffer.wr_addr": { "hide_name": 0, "bits": [ 169, 171, 177, 179, 181, 183, 185, 187, 189, 191, 173, 175 ], "attributes": { "hdlname": "u_act_buffer wr_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:43.41-43.48" } }, "u_act_buffer.wr_data": { "hide_name": 0, "bits": [ 218, 220, 222, 224, 226, 228, 230, 232 ], "signed": 1, "attributes": { "hdlname": "u_act_buffer wr_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:44.41-44.48" } }, "u_act_buffer.wr_en": { "hide_name": 0, "bits": [ 241 ], "attributes": { "hdlname": "u_act_buffer wr_en", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:42.41-42.46" } }, "u_neuron.acc": { "hide_name": 0, "bits": [ 579, 770, 759, 743, 735, 729, 721, 1075, 1079, 1038, 1036, 1095, 1011, 1014, 1109, 971, 969, 961, 960, 957, 954, 949, 946, 944, 942, 940, 938, 936, 934, 930, 1114, 1118 ], "signed": 1, "attributes": { "hdlname": "u_neuron acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:90.32-90.35" } }, "u_neuron.activation": { "hide_name": 0, "bits": [ 248, 247 ], "attributes": { "defaultvalue": "01", "hdlname": "u_neuron activation", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:21.17-21.27" } }, "u_neuron.bias": { "hide_name": 0, "bits": [ 335, 336, 328, 329, 321, 322, 250, 251 ], "signed": 1, "attributes": { "hdlname": "u_neuron bias", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:13.35-13.39" } }, "u_neuron.bias_ext": { "hide_name": 0, "bits": [ 335, 336, 328, 329, 321, 322, 250, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251, 251 ], "signed": 1, "attributes": { "hdlname": "u_neuron bias_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:97.33-97.41" } }, "u_neuron.busy": { "hide_name": 0, "bits": [ 1573 ], "attributes": { "hdlname": "u_neuron busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:36.16-36.20" } }, "u_neuron.busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2132 ], "attributes": { } }, "u_neuron.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_neuron clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:7.11-7.14" } }, "u_neuron.done": { "hide_name": 0, "bits": [ 246 ], "attributes": { "hdlname": "u_neuron done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:37.16-37.20" } }, "u_neuron.done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 2133 ], "attributes": { } }, "u_neuron.group_index": { "hide_name": 0, "bits": [ 577, 576 ], "attributes": { "hdlname": "u_neuron group_index", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:80.33-80.44" } }, "u_neuron.group_index_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2135, 2136 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:194.36-194.54|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" } }, "u_neuron.group_index_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 2134 ], "attributes": { } }, "u_neuron.group_index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2135, 576 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:194.36-194.54|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" } }, "u_neuron.groups_real": { "hide_name": 0, "bits": [ 575, 574, 1507, 1509, 1511, 1513, 1515, 1517, 1519, 1521, 1501, 1503, 1505, "0", "0", "0" ], "attributes": { "hdlname": "u_neuron groups_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:88.17-88.28" } }, "u_neuron.n_inputs_real": { "hide_name": 0, "bits": [ "0", "0", "0", 575, 574, 1507, 1509, 1511, 1513, 1515, 1517, 1519, 1521, 1501, 1503, 1505 ], "attributes": { "defaultvalue": "0000000000100000", "hdlname": "u_neuron n_inputs_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:33.18-33.31" } }, "u_neuron.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_neuron rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:8.11-8.14" } }, "u_neuron.start": { "hide_name": 0, "bits": [ 1574 ], "attributes": { "hdlname": "u_neuron start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:9.11-9.16" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_out": { "hide_name": 0, "bits": [ 568, 592, 613, 632, 655, 676, 697, 711, 1083, 1060, 1092, 1049, 1019, 999, 984, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.product": { "hide_name": 0, "bits": [ 568, 592, 613, 632, 655, 676, 697, 711, 1083, 1060, 1092, 1049, 1019, 999, 984, 967 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.product_ext": { "hide_name": 0, "bits": [ 568, 592, 613, 632, 655, 676, 697, 711, 1083, 1060, 1092, 1049, 1019, 999, 984, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.w": { "hide_name": 0, "bits": [ 2145, 2146, 2148, 2149, 2150, 2151, 2152, 2147 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[0].u_mac.x": { "hide_name": 0, "bits": [ 2137, 2138, 2140, 2141, 2142, 2143, 2144, 2139 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[0].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_out": { "hide_name": 0, "bits": [ 569, 590, 612, 634, 653, 674, 695, 712, 1085, 1059, 1093, 1051, 1018, 1000, 985, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.product": { "hide_name": 0, "bits": [ 569, 590, 612, 634, 653, 674, 695, 712, 1085, 1059, 1093, 1051, 1018, 1000, 985, 966 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.product_ext": { "hide_name": 0, "bits": [ 569, 590, 612, 634, 653, 674, 695, 712, 1085, 1059, 1093, 1051, 1018, 1000, 985, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.w": { "hide_name": 0, "bits": [ 2181, 2182, 2184, 2185, 2186, 2187, 2188, 2183 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[1].u_mac.x": { "hide_name": 0, "bits": [ 2173, 2174, 2176, 2177, 2178, 2179, 2180, 2175 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[1].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_out": { "hide_name": 0, "bits": [ 570, 591, 611, 633, 654, 675, 696, 713, 1084, 1061, 1094, 1050, 1017, 1001, 983, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.product": { "hide_name": 0, "bits": [ 570, 591, 611, 633, 654, 675, 696, 713, 1084, 1061, 1094, 1050, 1017, 1001, 983, 965 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.product_ext": { "hide_name": 0, "bits": [ 570, 591, 611, 633, 654, 675, 696, 713, 1084, 1061, 1094, 1050, 1017, 1001, 983, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.w": { "hide_name": 0, "bits": [ 2217, 2218, 2220, 2221, 2222, 2223, 2224, 2219 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[2].u_mac.x": { "hide_name": 0, "bits": [ 2209, 2210, 2212, 2213, 2214, 2215, 2216, 2211 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[2].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_out": { "hide_name": 0, "bits": [ 791, 767, 755, 745, 737, 725, 716, 707, 1091, 1042, 1055, 1103, 1009, 993, 1113, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.product": { "hide_name": 0, "bits": [ 791, 767, 755, 745, 737, 725, 716, 707, 1091, 1042, 1055, 1103, 1009, 993, 1113, 928 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.product_ext": { "hide_name": 0, "bits": [ 791, 767, 755, 745, 737, 725, 716, 707, 1091, 1042, 1055, 1103, 1009, 993, 1113, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.w": { "hide_name": 0, "bits": [ 2253, 2254, 2256, 2257, 2258, 2259, 2260, 2255 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[3].u_mac.x": { "hide_name": 0, "bits": [ 2245, 2246, 2248, 2249, 2250, 2251, 2252, 2247 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[3].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_out": { "hide_name": 0, "bits": [ 792, 766, 754, 746, 738, 726, 715, 708, 1090, 1041, 1054, 1101, 1008, 992, 1111, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.product": { "hide_name": 0, "bits": [ 792, 766, 754, 746, 738, 726, 715, 708, 1090, 1041, 1054, 1101, 1008, 992, 1111, 927 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.product_ext": { "hide_name": 0, "bits": [ 792, 766, 754, 746, 738, 726, 715, 708, 1090, 1041, 1054, 1101, 1008, 992, 1111, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.w": { "hide_name": 0, "bits": [ 2289, 2290, 2292, 2293, 2294, 2295, 2296, 2291 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[4].u_mac.x": { "hide_name": 0, "bits": [ 2281, 2282, 2284, 2285, 2286, 2287, 2288, 2283 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[4].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_out": { "hide_name": 0, "bits": [ 793, 765, 753, 747, 736, 724, 717, 706, 1089, 1043, 1053, 1102, 1010, 994, 1112, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.product": { "hide_name": 0, "bits": [ 793, 765, 753, 747, 736, 724, 717, 706, 1089, 1043, 1053, 1102, 1010, 994, 1112, 929 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.product_ext": { "hide_name": 0, "bits": [ 793, 765, 753, 747, 736, 724, 717, 706, 1089, 1043, 1053, 1102, 1010, 994, 1112, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.w": { "hide_name": 0, "bits": [ 2325, 2326, 2328, 2329, 2330, 2331, 2332, 2327 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[5].u_mac.x": { "hide_name": 0, "bits": [ 2317, 2318, 2320, 2321, 2322, 2323, 2324, 2319 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[5].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_out": { "hide_name": 0, "bits": [ 580, 769, 757, 742, 733, 727, 722, 1076, 1078, 1039, 1035, 1096, 1013, 1016, 1110, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.product": { "hide_name": 0, "bits": [ 580, 769, 757, 742, 733, 727, 722, 1076, 1078, 1039, 1035, 1096, 1013, 1016, 1110, 977 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.product_ext": { "hide_name": 0, "bits": [ 580, 769, 757, 742, 733, 727, 722, 1076, 1078, 1039, 1035, 1096, 1013, 1016, 1110, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.w": { "hide_name": 0, "bits": [ 2361, 2362, 2364, 2365, 2366, 2367, 2368, 2363 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[6].u_mac.x": { "hide_name": 0, "bits": [ 2353, 2354, 2356, 2357, 2358, 2359, 2360, 2355 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[6].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_out": { "hide_name": 0, "bits": [ 581, 771, 758, 744, 734, 728, 723, 1074, 1077, 1040, 1037, 1097, 1012, 1015, 1108, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.product": { "hide_name": 0, "bits": [ 581, 771, 758, 744, 734, 728, 723, 1074, 1077, 1040, 1037, 1097, 1012, 1015, 1108, 976 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.product_ext": { "hide_name": 0, "bits": [ 581, 771, 758, 744, 734, 728, 723, 1074, 1077, 1040, 1037, 1097, 1012, 1015, 1108, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.w": { "hide_name": 0, "bits": [ 2397, 2398, 2400, 2401, 2402, 2403, 2404, 2399 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron.u_mac8.GEN_MAC[7].u_mac.x": { "hide_name": 0, "bits": [ 2389, 2390, 2392, 2393, 2394, 2395, 2396, 2391 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 GEN_MAC[7].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron.u_mac8.acc_in": { "hide_name": 0, "bits": [ 579, 770, 759, 743, 735, 729, 721, 1075, 1079, 1038, 1036, 1095, 1011, 1014, 1109, 971, 969, 961, 960, 957, 954, 949, 946, 944, 942, 940, 938, 936, 934, 930, 1114, 1118 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:8.34-8.40" } }, "u_neuron.u_mac8.products[0]": { "hide_name": 0, "bits": [ 568, 592, 613, 632, 655, 676, 697, 711, 1083, 1060, 1092, 1049, 1019, 999, 984, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[1]": { "hide_name": 0, "bits": [ 569, 590, 612, 634, 653, 674, 695, 712, 1085, 1059, 1093, 1051, 1018, 1000, 985, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[2]": { "hide_name": 0, "bits": [ 570, 591, 611, 633, 654, 675, 696, 713, 1084, 1061, 1094, 1050, 1017, 1001, 983, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[3]": { "hide_name": 0, "bits": [ 791, 767, 755, 745, 737, 725, 716, 707, 1091, 1042, 1055, 1103, 1009, 993, 1113, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[4]": { "hide_name": 0, "bits": [ 792, 766, 754, 746, 738, 726, 715, 708, 1090, 1041, 1054, 1101, 1008, 992, 1111, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[5]": { "hide_name": 0, "bits": [ 793, 765, 753, 747, 736, 724, 717, 706, 1089, 1043, 1053, 1102, 1010, 994, 1112, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[6]": { "hide_name": 0, "bits": [ 580, 769, 757, 742, 733, 727, 722, 1076, 1078, 1039, 1035, 1096, 1013, 1016, 1110, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.products[7]": { "hide_name": 0, "bits": [ 581, 771, 758, 744, 734, 728, 723, 1074, 1077, 1040, 1037, 1097, 1012, 1015, 1108, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 products[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron.u_mac8.tree[0]": { "hide_name": 0, "bits": [ 568, 592, 613, 632, 655, 676, 697, 711, 1083, 1060, 1092, 1049, 1019, 999, 984, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967, 967 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[10]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[10]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[11]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[11]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[16]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[16]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[17]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[17]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[1]": { "hide_name": 0, "bits": [ 569, 590, 612, 634, 653, 674, 695, 712, 1085, 1059, 1093, 1051, 1018, 1000, 985, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966, 966 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[24]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[24]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[2]": { "hide_name": 0, "bits": [ 570, 591, 611, 633, 654, 675, 696, 713, 1084, 1061, 1094, 1050, 1017, 1001, 983, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965, 965 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[3]": { "hide_name": 0, "bits": [ 791, 767, 755, 745, 737, 725, 716, 707, 1091, 1042, 1055, 1103, 1009, 993, 1113, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928, 928 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[4]": { "hide_name": 0, "bits": [ 792, 766, 754, 746, 738, 726, 715, 708, 1090, 1041, 1054, 1101, 1008, 992, 1111, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927, 927 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[5]": { "hide_name": 0, "bits": [ 793, 765, 753, 747, 736, 724, 717, 706, 1089, 1043, 1053, 1102, 1010, 994, 1112, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929, 929 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[6]": { "hide_name": 0, "bits": [ 580, 769, 757, 742, 733, 727, 722, 1076, 1078, 1039, 1035, 1096, 1013, 1016, 1110, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977, 977 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[7]": { "hide_name": 0, "bits": [ 581, 771, 758, 744, 734, 728, 723, 1074, 1077, 1040, 1037, 1097, 1012, 1015, 1108, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976, 976 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[8]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[8]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.tree[9]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 tree[9]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron.u_mac8.w_bus": { "hide_name": 0, "bits": [ 2145, 2146, 2148, 2149, 2150, 2151, 2152, 2147, 2181, 2182, 2184, 2185, 2186, 2187, 2188, 2183, 2217, 2218, 2220, 2221, 2222, 2223, 2224, 2219, 2253, 2254, 2256, 2257, 2258, 2259, 2260, 2255, 2289, 2290, 2292, 2293, 2294, 2295, 2296, 2291, 2325, 2326, 2328, 2329, 2330, 2331, 2332, 2327, 2361, 2362, 2364, 2365, 2366, 2367, 2368, 2363, 2397, 2398, 2400, 2401, 2402, 2403, 2404, 2399 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:7.44-7.49" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 2431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 2432 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 2434, 2435, 576, 577, 2433 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 2438 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 2439 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 2441, 2442, 576, 577, 2440 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 2445 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 2446 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 2448, 2449, 576, 577, 2447 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 2452 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 2453 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 2455, 2456, 576, 577, 2454 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 2459 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 2460 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 2462, 2463, 576, 577, 2461 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 2466 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 2467 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 2469, 2470, 576, 577, 2468 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 2473 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 2474 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 2476, 2477, 576, 577, 2475 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 2480 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 2481 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 2483, 2484, 576, 577, 2482 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 2487 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 2488 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 2490, 2491, 576, 577, 2489 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 2494 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 2495 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 2497, 2498, 576, 577, 2496 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 2428 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 2429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 2501, 2502, 576, 577, 2430 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 2508 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 2509 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 2511, 2512, 576, 577, 2510 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 2515 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 2516 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 2518, 2519, 576, 577, 2517 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 2522 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 2523 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 2525, 2526, 576, 577, 2524 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 2529 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 2530 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 2532, 2533, 576, 577, 2531 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 2536 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 2537 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 2539, 2540, 576, 577, 2538 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 2543 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 2544 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 2546, 2547, 576, 577, 2545 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 2550 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 2551 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 2553, 2554, 576, 577, 2552 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 2557 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 2558 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 2560, 2561, 576, 577, 2559 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 2564 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 2565 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 2567, 2568, 576, 577, 2566 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 2571 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 2572 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 2574, 2575, 576, 577, 2573 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 2505 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 2506 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 2578, 2579, 576, 577, 2507 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 2585 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 2586 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 2588, 2589, 576, 577, 2587 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 2592 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 2593 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 2595, 2596, 576, 577, 2594 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 2599 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 2600 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 2602, 2603, 576, 577, 2601 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 2606 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 2607 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 2609, 2610, 576, 577, 2608 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 2613 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 2614 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 2616, 2617, 576, 577, 2615 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 2620 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 2621 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 2623, 2624, 576, 577, 2622 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 2627 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 2628 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 2630, 2631, 576, 577, 2629 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 2634 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 2635 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 2637, 2638, 576, 577, 2636 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 2641 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 2642 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 2644, 2645, 576, 577, 2643 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 2648 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 2649 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 2651, 2652, 576, 577, 2650 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 2582 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 2583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 2655, 2656, 576, 577, 2584 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 2662 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 2663 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 2665, 2666, 576, 577, 2664 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 2669 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 2670 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 2672, 2673, 576, 577, 2671 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 2676 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 2677 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 2679, 2680, 576, 577, 2678 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 2683 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 2684 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 2686, 2687, 576, 577, 2685 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 2690 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 2691 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 2693, 2694, 576, 577, 2692 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 2697 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 2698 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 2700, 2701, 576, 577, 2699 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 2704 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 2705 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 2707, 2708, 576, 577, 2706 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 2711 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 2712 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 2714, 2715, 576, 577, 2713 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 2718 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 2719 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 2721, 2722, 576, 577, 2720 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 2725 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 2726 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 2728, 2729, 576, 577, 2727 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 2659 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 2660 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 2732, 2733, 576, 577, 2661 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 2739 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 2740 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 2742, 2743, 576, 577, 2741 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 2746 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 2747 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 2749, 2750, 576, 577, 2748 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 2753 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 2754 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 2756, 2757, 576, 577, 2755 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 2760 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 2761 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 2763, 2764, 576, 577, 2762 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 2767 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 2768 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 2770, 2771, 576, 577, 2769 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 2774 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 2775 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 2777, 2778, 576, 577, 2776 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 2781 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 2782 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 2784, 2785, 576, 577, 2783 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 2788 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 2789 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 2791, 2792, 576, 577, 2790 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 2795 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 2796 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 2798, 2799, 576, 577, 2797 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 2802 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 2803 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 2805, 2806, 576, 577, 2804 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 2736 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 2737 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 2809, 2810, 576, 577, 2738 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 2816 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 2817 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 2819, 2820, 576, 577, 2818 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 2823 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 2824 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 2826, 2827, 576, 577, 2825 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 2830 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 2831 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 2833, 2834, 576, 577, 2832 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 2837 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 2838 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 2840, 2841, 576, 577, 2839 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 2813 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 2814 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 2844, 2845, 576, 577, 2815 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 2848 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 2849 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 2851, 2852, 576, 577, 2850 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 2855 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 2856 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 2858, 2859, 576, 577, 2857 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 2862 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 2863 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 2865, 2866, 576, 577, 2864 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2425 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2426 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.w_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 2869, 2870, 576, 577, 2427 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus": { "hide_name": 0, "bits": [ 2137, 2138, 2140, 2141, 2142, 2143, 2144, 2139, 2173, 2174, 2176, 2177, 2178, 2179, 2180, 2175, 2209, 2210, 2212, 2213, 2214, 2215, 2216, 2211, 2245, 2246, 2248, 2249, 2250, 2251, 2252, 2247, 2281, 2282, 2284, 2285, 2286, 2287, 2288, 2283, 2317, 2318, 2320, 2321, 2322, 2323, 2324, 2319, 2353, 2354, 2356, 2357, 2358, 2359, 2360, 2355, 2389, 2390, 2392, 2393, 2394, 2395, 2396, 2391 ], "signed": 1, "attributes": { "hdlname": "u_neuron u_mac8 x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:6.44-6.49" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 2879 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 2880 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 2882, 2883, 576, 577, 2881 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 2886 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 2887 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 2889, 2890, 576, 577, 2888 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 2893 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 2894 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 2896, 2897, 576, 577, 2895 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 2900 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 2901 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 2903, 2904, 576, 577, 2902 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 2907 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 2908 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 2910, 2911, 576, 577, 2909 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 2914 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 2915 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 2917, 2918, 576, 577, 2916 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 2921 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 2922 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 2924, 2925, 576, 577, 2923 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 2928 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 2929 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 2931, 2932, 576, 577, 2930 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 2935 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 2936 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 2938, 2939, 576, 577, 2937 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 2942 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 2943 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 2945, 2946, 576, 577, 2944 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 2876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 2877 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 2949, 2950, 576, 577, 2878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 2956 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 2957 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 2959, 2960, 576, 577, 2958 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 2963 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 2964 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 2966, 2967, 576, 577, 2965 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 2970 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 2971 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 2973, 2974, 576, 577, 2972 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 2977 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 2978 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 2980, 2981, 576, 577, 2979 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 2984 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 2985 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 2987, 2988, 576, 577, 2986 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 2991 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 2992 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 2994, 2995, 576, 577, 2993 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 2998 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 2999 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 3001, 3002, 576, 577, 3000 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 3005 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 3006 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 3008, 3009, 576, 577, 3007 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 3012 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 3013 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 3015, 3016, 576, 577, 3014 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 3019 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 3020 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 3022, 3023, 576, 577, 3021 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 2953 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 2954 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 3026, 3027, 576, 577, 2955 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 3033 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 3034 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 3036, 3037, 576, 577, 3035 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 3040 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 3041 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 3043, 3044, 576, 577, 3042 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 3047 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 3048 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 3050, 3051, 576, 577, 3049 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 3054 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 3055 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 3057, 3058, 576, 577, 3056 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 3061 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 3062 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 3064, 3065, 576, 577, 3063 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 3068 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 3069 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 3071, 3072, 576, 577, 3070 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 3075 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 3076 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 3078, 3079, 576, 577, 3077 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 3082 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 3083 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 3085, 3086, 576, 577, 3084 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 3089 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 3090 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 3092, 3093, 576, 577, 3091 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 3096 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 3097 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 3099, 3100, 576, 577, 3098 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 3030 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 3031 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 3103, 3104, 576, 577, 3032 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 3110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 3111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 3113, 3114, 576, 577, 3112 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 3117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 3118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 3120, 3121, 576, 577, 3119 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 3124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 3125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 3127, 3128, 576, 577, 3126 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 3131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 3132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 3134, 3135, 576, 577, 3133 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 3138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 3139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 3141, 3142, 576, 577, 3140 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 3145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 3146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 3148, 3149, 576, 577, 3147 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 3152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 3153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 3155, 3156, 576, 577, 3154 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 3159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 3160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 3162, 3163, 576, 577, 3161 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 3166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 3167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 3169, 3170, 576, 577, 3168 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 3173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 3174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 3176, 3177, 576, 577, 3175 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 3107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 3108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 3180, 3181, 576, 577, 3109 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 3187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 3188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 3190, 3191, 576, 577, 3189 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 3194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 3195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 3197, 3198, 576, 577, 3196 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 3201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 3202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 3204, 3205, 576, 577, 3203 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 3208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 3209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 3211, 3212, 576, 577, 3210 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 3215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 3216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 3218, 3219, 576, 577, 3217 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 3222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 3223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 3225, 3226, 576, 577, 3224 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 3229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 3230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 3232, 3233, 576, 577, 3231 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 3236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 3237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 3239, 3240, 576, 577, 3238 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 3243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 3244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 3246, 3247, 576, 577, 3245 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 3250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 3251 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 3253, 3254, 576, 577, 3252 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 3184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 3185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 3257, 3258, 576, 577, 3186 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 3264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 3265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 3267, 3268, 576, 577, 3266 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 3271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 3272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 3274, 3275, 576, 577, 3273 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 3278 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 3279 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 3281, 3282, 576, 577, 3280 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 3285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 3286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 3288, 3289, 576, 577, 3287 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 3261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 3262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 3292, 3293, 576, 577, 3263 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 3296 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 3297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 3299, 3300, 576, 577, 3298 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 3303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 3304 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 3306, 3307, 576, 577, 3305 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 3310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 3311 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 3313, 3314, 576, 577, 3312 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2873 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2874 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron.u_mac8.x_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 3317, 3318, 576, 577, 2875 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron.w_bus": { "hide_name": 0, "bits": [ 2654, 2675, 2647, 2872, 2556, 2766, 2521, 2703, 2808, 2847, 2563, 2640, 2717, 2658, 2868, 2486, 2549, 2612, 2731, 2780, 2581, 2861, 2472, 2542, 2591, 2633, 2682, 2724, 2759, 2801, 2504, 2735, 2444, 2458, 2479, 2500, 2535, 2577, 2598, 2619, 2689, 2710, 2752, 2787, 2829, 2843, 2812, 2854, 2437, 2451, 2465, 2493, 2514, 2528, 2570, 2605, 2626, 2668, 2696, 2745, 2773, 2794, 2822, 2836, 2653, 2674, 2646, 2871, 2555, 2765, 2520, 2702, 2807, 2846, 2562, 2639, 2716, 2657, 2867, 2485, 2548, 2611, 2730, 2779, 2580, 2860, 2471, 2541, 2590, 2632, 2681, 2723, 2758, 2800, 2503, 2734, 2443, 2457, 2478, 2499, 2534, 2576, 2597, 2618, 2688, 2709, 2751, 2786, 2828, 2842, 2811, 2853, 2436, 2450, 2464, 2492, 2513, 2527, 2569, 2604, 2625, 2667, 2695, 2744, 2772, 2793, 2821, 2835, 2652, 2673, 2645, 2870, 2554, 2764, 2519, 2701, 2806, 2845, 2561, 2638, 2715, 2656, 2866, 2484, 2547, 2610, 2729, 2778, 2579, 2859, 2470, 2540, 2589, 2631, 2680, 2722, 2757, 2799, 2502, 2733, 2442, 2456, 2477, 2498, 2533, 2575, 2596, 2617, 2687, 2708, 2750, 2785, 2827, 2841, 2810, 2852, 2435, 2449, 2463, 2491, 2512, 2526, 2568, 2603, 2624, 2666, 2694, 2743, 2771, 2792, 2820, 2834, 2651, 2672, 2644, 2869, 2553, 2763, 2518, 2700, 2805, 2844, 2560, 2637, 2714, 2655, 2865, 2483, 2546, 2609, 2728, 2777, 2578, 2858, 2469, 2539, 2588, 2630, 2679, 2721, 2756, 2798, 2501, 2732, 2441, 2455, 2476, 2497, 2532, 2574, 2595, 2616, 2686, 2707, 2749, 2784, 2826, 2840, 2809, 2851, 2434, 2448, 2462, 2490, 2511, 2525, 2567, 2602, 2623, 2665, 2693, 2742, 2770, 2791, 2819, 2833 ], "signed": 1, "attributes": { "hdlname": "u_neuron w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:12.44-12.49" } }, "u_neuron.w_group": { "hide_name": 0, "bits": [ 2145, 2146, 2148, 2149, 2150, 2151, 2152, 2147, 2181, 2182, 2184, 2185, 2186, 2187, 2188, 2183, 2217, 2218, 2220, 2221, 2222, 2223, 2224, 2219, 2253, 2254, 2256, 2257, 2258, 2259, 2260, 2255, 2289, 2290, 2292, 2293, 2294, 2295, 2296, 2291, 2325, 2326, 2328, 2329, 2330, 2331, 2332, 2327, 2361, 2362, 2364, 2365, 2366, 2367, 2368, 2363, 2397, 2398, 2400, 2401, 2402, 2403, 2404, 2399 ], "signed": 1, "attributes": { "hdlname": "u_neuron w_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:93.43-93.50" } }, "u_neuron.x_bus": { "hide_name": 0, "bits": [ 2976, 3067, 2990, 2885, 3102, 3029, 2906, 3095, 2952, 2920, 3018, 3158, 3242, 3183, 2899, 2941, 3053, 3144, 3172, 3249, 3295, 2913, 2962, 2997, 3046, 3088, 3130, 3179, 3221, 3270, 3284, 3302, 3309, 2892, 2934, 2969, 3004, 3039, 3081, 3123, 3151, 3193, 3214, 3228, 3256, 3320, 3106, 3260, 3316, 2927, 2948, 2983, 3011, 3025, 3060, 3074, 3116, 3137, 3165, 3200, 3207, 3235, 3277, 3291, 2975, 3066, 2989, 2884, 3101, 3028, 2905, 3094, 2951, 2919, 3017, 3157, 3241, 3182, 2898, 2940, 3052, 3143, 3171, 3248, 3294, 2912, 2961, 2996, 3045, 3087, 3129, 3178, 3220, 3269, 3283, 3301, 3308, 2891, 2933, 2968, 3003, 3038, 3080, 3122, 3150, 3192, 3213, 3227, 3255, 3319, 3105, 3259, 3315, 2926, 2947, 2982, 3010, 3024, 3059, 3073, 3115, 3136, 3164, 3199, 3206, 3234, 3276, 3290, 2974, 3065, 2988, 2883, 3100, 3027, 2904, 3093, 2950, 2918, 3016, 3156, 3240, 3181, 2897, 2939, 3051, 3142, 3170, 3247, 3293, 2911, 2960, 2995, 3044, 3086, 3128, 3177, 3219, 3268, 3282, 3300, 3307, 2890, 2932, 2967, 3002, 3037, 3079, 3121, 3149, 3191, 3212, 3226, 3254, 3318, 3104, 3258, 3314, 2925, 2946, 2981, 3009, 3023, 3058, 3072, 3114, 3135, 3163, 3198, 3205, 3233, 3275, 3289, 2973, 3064, 2987, 2882, 3099, 3026, 2903, 3092, 2949, 2917, 3015, 3155, 3239, 3180, 2896, 2938, 3050, 3141, 3169, 3246, 3292, 2910, 2959, 2994, 3043, 3085, 3127, 3176, 3218, 3267, 3281, 3299, 3306, 2889, 2931, 2966, 3001, 3036, 3078, 3120, 3148, 3190, 3211, 3225, 3253, 3317, 3103, 3257, 3313, 2924, 2945, 2980, 3008, 3022, 3057, 3071, 3113, 3134, 3162, 3197, 3204, 3232, 3274, 3288 ], "signed": 1, "attributes": { "hdlname": "u_neuron x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:11.44-11.49" } }, "u_neuron.x_group": { "hide_name": 0, "bits": [ 2137, 2138, 2140, 2141, 2142, 2143, 2144, 2139, 2173, 2174, 2176, 2177, 2178, 2179, 2180, 2175, 2209, 2210, 2212, 2213, 2214, 2215, 2216, 2211, 2245, 2246, 2248, 2249, 2250, 2251, 2252, 2247, 2281, 2282, 2284, 2285, 2286, 2287, 2288, 2283, 2317, 2318, 2320, 2321, 2322, 2323, 2324, 2319, 2353, 2354, 2356, 2357, 2358, 2359, 2360, 2355, 2389, 2390, 2392, 2393, 2394, 2395, 2396, 2391 ], "signed": 1, "attributes": { "hdlname": "u_neuron x_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:92.43-92.50" } }, "u_neuron.y": { "hide_name": 0, "bits": [ 238, 233, 240, 239, 235, 237, 234, 236 ], "signed": 1, "attributes": { "hdlname": "u_neuron y", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:35.40-35.41" } }, "u_neuron.y_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3321 ], "attributes": { } }, "w_bus": { "hide_name": 0, "bits": [ 2654, 2675, 2647, 2872, 2556, 2766, 2521, 2703, 2808, 2847, 2563, 2640, 2717, 2658, 2868, 2486, 2549, 2612, 2731, 2780, 2581, 2861, 2472, 2542, 2591, 2633, 2682, 2724, 2759, 2801, 2504, 2735, 2444, 2458, 2479, 2500, 2535, 2577, 2598, 2619, 2689, 2710, 2752, 2787, 2829, 2843, 2812, 2854, 2437, 2451, 2465, 2493, 2514, 2528, 2570, 2605, 2626, 2668, 2696, 2745, 2773, 2794, 2822, 2836, 2653, 2674, 2646, 2871, 2555, 2765, 2520, 2702, 2807, 2846, 2562, 2639, 2716, 2657, 2867, 2485, 2548, 2611, 2730, 2779, 2580, 2860, 2471, 2541, 2590, 2632, 2681, 2723, 2758, 2800, 2503, 2734, 2443, 2457, 2478, 2499, 2534, 2576, 2597, 2618, 2688, 2709, 2751, 2786, 2828, 2842, 2811, 2853, 2436, 2450, 2464, 2492, 2513, 2527, 2569, 2604, 2625, 2667, 2695, 2744, 2772, 2793, 2821, 2835, 2652, 2673, 2645, 2870, 2554, 2764, 2519, 2701, 2806, 2845, 2561, 2638, 2715, 2656, 2866, 2484, 2547, 2610, 2729, 2778, 2579, 2859, 2470, 2540, 2589, 2631, 2680, 2722, 2757, 2799, 2502, 2733, 2442, 2456, 2477, 2498, 2533, 2575, 2596, 2617, 2687, 2708, 2750, 2785, 2827, 2841, 2810, 2852, 2435, 2449, 2463, 2491, 2512, 2526, 2568, 2603, 2624, 2666, 2694, 2743, 2771, 2792, 2820, 2834, 2651, 2672, 2644, 2869, 2553, 2763, 2518, 2700, 2805, 2844, 2560, 2637, 2714, 2655, 2865, 2483, 2546, 2609, 2728, 2777, 2578, 2858, 2469, 2539, 2588, 2630, 2679, 2721, 2756, 2798, 2501, 2732, 2441, 2455, 2476, 2497, 2532, 2574, 2595, 2616, 2686, 2707, 2749, 2784, 2826, 2840, 2809, 2851, 2434, 2448, 2462, 2490, 2511, 2525, 2567, 2602, 2623, 2665, 2693, 2742, 2770, 2791, 2819, 2833 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:209.43-209.48" } }, "w_mem[0]": { "hide_name": 0, "bits": [ 2654, 2675, 2647, 2872, 2556, 2766, 2521, 2703 ], "attributes": { } }, "w_mem[10]": { "hide_name": 0, "bits": [ 2548, 2611, 2730, 2779, 2580, 2860, 2471, 2541 ], "attributes": { } }, "w_mem[11]": { "hide_name": 0, "bits": [ 2590, 2632, 2681, 2723, 2758, 2800, 2503, 2734 ], "attributes": { } }, "w_mem[12]": { "hide_name": 0, "bits": [ 2443, 2457, 2478, 2499, 2534, 2576, 2597, 2618 ], "attributes": { } }, "w_mem[13]": { "hide_name": 0, "bits": [ 2688, 2709, 2751, 2786, 2828, 2842, 2811, 2853 ], "attributes": { } }, "w_mem[14]": { "hide_name": 0, "bits": [ 2436, 2450, 2464, 2492, 2513, 2527, 2569, 2604 ], "attributes": { } }, "w_mem[15]": { "hide_name": 0, "bits": [ 2625, 2667, 2695, 2744, 2772, 2793, 2821, 2835 ], "attributes": { } }, "w_mem[16]": { "hide_name": 0, "bits": [ 2652, 2673, 2645, 2870, 2554, 2764, 2519, 2701 ], "attributes": { } }, "w_mem[17]": { "hide_name": 0, "bits": [ 2806, 2845, 2561, 2638, 2715, 2656, 2866, 2484 ], "attributes": { } }, "w_mem[18]": { "hide_name": 0, "bits": [ 2547, 2610, 2729, 2778, 2579, 2859, 2470, 2540 ], "attributes": { } }, "w_mem[19]": { "hide_name": 0, "bits": [ 2589, 2631, 2680, 2722, 2757, 2799, 2502, 2733 ], "attributes": { } }, "w_mem[1]": { "hide_name": 0, "bits": [ 2808, 2847, 2563, 2640, 2717, 2658, 2868, 2486 ], "attributes": { } }, "w_mem[20]": { "hide_name": 0, "bits": [ 2442, 2456, 2477, 2498, 2533, 2575, 2596, 2617 ], "attributes": { } }, "w_mem[21]": { "hide_name": 0, "bits": [ 2687, 2708, 2750, 2785, 2827, 2841, 2810, 2852 ], "attributes": { } }, "w_mem[22]": { "hide_name": 0, "bits": [ 2435, 2449, 2463, 2491, 2512, 2526, 2568, 2603 ], "attributes": { } }, "w_mem[23]": { "hide_name": 0, "bits": [ 2624, 2666, 2694, 2743, 2771, 2792, 2820, 2834 ], "attributes": { } }, "w_mem[24]": { "hide_name": 0, "bits": [ 2651, 2672, 2644, 2869, 2553, 2763, 2518, 2700 ], "attributes": { } }, "w_mem[25]": { "hide_name": 0, "bits": [ 2805, 2844, 2560, 2637, 2714, 2655, 2865, 2483 ], "attributes": { } }, "w_mem[26]": { "hide_name": 0, "bits": [ 2546, 2609, 2728, 2777, 2578, 2858, 2469, 2539 ], "attributes": { } }, "w_mem[27]": { "hide_name": 0, "bits": [ 2588, 2630, 2679, 2721, 2756, 2798, 2501, 2732 ], "attributes": { } }, "w_mem[28]": { "hide_name": 0, "bits": [ 2441, 2455, 2476, 2497, 2532, 2574, 2595, 2616 ], "attributes": { } }, "w_mem[29]": { "hide_name": 0, "bits": [ 2686, 2707, 2749, 2784, 2826, 2840, 2809, 2851 ], "attributes": { } }, "w_mem[2]": { "hide_name": 0, "bits": [ 2549, 2612, 2731, 2780, 2581, 2861, 2472, 2542 ], "attributes": { } }, "w_mem[30]": { "hide_name": 0, "bits": [ 2434, 2448, 2462, 2490, 2511, 2525, 2567, 2602 ], "attributes": { } }, "w_mem[31]": { "hide_name": 0, "bits": [ 2623, 2665, 2693, 2742, 2770, 2791, 2819, 2833 ], "attributes": { } }, "w_mem[3]": { "hide_name": 0, "bits": [ 2591, 2633, 2682, 2724, 2759, 2801, 2504, 2735 ], "attributes": { } }, "w_mem[4]": { "hide_name": 0, "bits": [ 2444, 2458, 2479, 2500, 2535, 2577, 2598, 2619 ], "attributes": { } }, "w_mem[5]": { "hide_name": 0, "bits": [ 2689, 2710, 2752, 2787, 2829, 2843, 2812, 2854 ], "attributes": { } }, "w_mem[6]": { "hide_name": 0, "bits": [ 2437, 2451, 2465, 2493, 2514, 2528, 2570, 2605 ], "attributes": { } }, "w_mem[7]": { "hide_name": 0, "bits": [ 2626, 2668, 2696, 2745, 2773, 2794, 2822, 2836 ], "attributes": { } }, "w_mem[8]": { "hide_name": 0, "bits": [ 2653, 2674, 2646, 2871, 2555, 2765, 2520, 2702 ], "attributes": { } }, "w_mem[9]": { "hide_name": 0, "bits": [ 2807, 2846, 2562, 2639, 2716, 2657, 2867, 2485 ], "attributes": { } }, "weight_acc": { "hide_name": 0, "bits": [ 3329, 3328, 3327, 3326, 3325, 3324, 3323, 3322 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:170.16-170.26" } }, "x_base": { "hide_name": 0, "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:104.33-104.39" } }, "x_bus": { "hide_name": 0, "bits": [ 2976, 3067, 2990, 2885, 3102, 3029, 2906, 3095, 2952, 2920, 3018, 3158, 3242, 3183, 2899, 2941, 3053, 3144, 3172, 3249, 3295, 2913, 2962, 2997, 3046, 3088, 3130, 3179, 3221, 3270, 3284, 3302, 3309, 2892, 2934, 2969, 3004, 3039, 3081, 3123, 3151, 3193, 3214, 3228, 3256, 3320, 3106, 3260, 3316, 2927, 2948, 2983, 3011, 3025, 3060, 3074, 3116, 3137, 3165, 3200, 3207, 3235, 3277, 3291, 2975, 3066, 2989, 2884, 3101, 3028, 2905, 3094, 2951, 2919, 3017, 3157, 3241, 3182, 2898, 2940, 3052, 3143, 3171, 3248, 3294, 2912, 2961, 2996, 3045, 3087, 3129, 3178, 3220, 3269, 3283, 3301, 3308, 2891, 2933, 2968, 3003, 3038, 3080, 3122, 3150, 3192, 3213, 3227, 3255, 3319, 3105, 3259, 3315, 2926, 2947, 2982, 3010, 3024, 3059, 3073, 3115, 3136, 3164, 3199, 3206, 3234, 3276, 3290, 2974, 3065, 2988, 2883, 3100, 3027, 2904, 3093, 2950, 2918, 3016, 3156, 3240, 3181, 2897, 2939, 3051, 3142, 3170, 3247, 3293, 2911, 2960, 2995, 3044, 3086, 3128, 3177, 3219, 3268, 3282, 3300, 3307, 2890, 2932, 2967, 3002, 3037, 3079, 3121, 3149, 3191, 3212, 3226, 3254, 3318, 3104, 3258, 3314, 2925, 2946, 2981, 3009, 3023, 3058, 3072, 3114, 3135, 3163, 3198, 3205, 3233, 3275, 3289, 2973, 3064, 2987, 2882, 3099, 3026, 2903, 3092, 2949, 2917, 3015, 3155, 3239, 3180, 2896, 2938, 3050, 3141, 3169, 3246, 3292, 2910, 2959, 2994, 3043, 3085, 3127, 3176, 3218, 3267, 3281, 3299, 3306, 2889, 2931, 2966, 3001, 3036, 3078, 3120, 3148, 3190, 3211, 3225, 3253, 3317, 3103, 3257, 3313, 2924, 2945, 2980, 3008, 3022, 3057, 3071, 3113, 3134, 3162, 3197, 3204, 3232, 3274, 3288 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:208.43-208.48" } }, "x_mem[0]": { "hide_name": 0, "bits": [ 2976, 3067, 2990, 2885, 3102, 3029, 2906, 3095 ], "attributes": { } }, "x_mem[10]": { "hide_name": 0, "bits": [ 3052, 3143, 3171, 3248, 3294, 2912, 2961, 2996 ], "attributes": { } }, "x_mem[11]": { "hide_name": 0, "bits": [ 3045, 3087, 3129, 3178, 3220, 3269, 3283, 3301 ], "attributes": { } }, "x_mem[12]": { "hide_name": 0, "bits": [ 3308, 2891, 2933, 2968, 3003, 3038, 3080, 3122 ], "attributes": { } }, "x_mem[13]": { "hide_name": 0, "bits": [ 3150, 3192, 3213, 3227, 3255, 3319, 3105, 3259 ], "attributes": { } }, "x_mem[14]": { "hide_name": 0, "bits": [ 3315, 2926, 2947, 2982, 3010, 3024, 3059, 3073 ], "attributes": { } }, "x_mem[15]": { "hide_name": 0, "bits": [ 3115, 3136, 3164, 3199, 3206, 3234, 3276, 3290 ], "attributes": { } }, "x_mem[16]": { "hide_name": 0, "bits": [ 2974, 3065, 2988, 2883, 3100, 3027, 2904, 3093 ], "attributes": { } }, "x_mem[17]": { "hide_name": 0, "bits": [ 2950, 2918, 3016, 3156, 3240, 3181, 2897, 2939 ], "attributes": { } }, "x_mem[18]": { "hide_name": 0, "bits": [ 3051, 3142, 3170, 3247, 3293, 2911, 2960, 2995 ], "attributes": { } }, "x_mem[19]": { "hide_name": 0, "bits": [ 3044, 3086, 3128, 3177, 3219, 3268, 3282, 3300 ], "attributes": { } }, "x_mem[1]": { "hide_name": 0, "bits": [ 2952, 2920, 3018, 3158, 3242, 3183, 2899, 2941 ], "attributes": { } }, "x_mem[20]": { "hide_name": 0, "bits": [ 3307, 2890, 2932, 2967, 3002, 3037, 3079, 3121 ], "attributes": { } }, "x_mem[21]": { "hide_name": 0, "bits": [ 3149, 3191, 3212, 3226, 3254, 3318, 3104, 3258 ], "attributes": { } }, "x_mem[22]": { "hide_name": 0, "bits": [ 3314, 2925, 2946, 2981, 3009, 3023, 3058, 3072 ], "attributes": { } }, "x_mem[23]": { "hide_name": 0, "bits": [ 3114, 3135, 3163, 3198, 3205, 3233, 3275, 3289 ], "attributes": { } }, "x_mem[24]": { "hide_name": 0, "bits": [ 2973, 3064, 2987, 2882, 3099, 3026, 2903, 3092 ], "attributes": { } }, "x_mem[25]": { "hide_name": 0, "bits": [ 2949, 2917, 3015, 3155, 3239, 3180, 2896, 2938 ], "attributes": { } }, "x_mem[26]": { "hide_name": 0, "bits": [ 3050, 3141, 3169, 3246, 3292, 2910, 2959, 2994 ], "attributes": { } }, "x_mem[27]": { "hide_name": 0, "bits": [ 3043, 3085, 3127, 3176, 3218, 3267, 3281, 3299 ], "attributes": { } }, "x_mem[28]": { "hide_name": 0, "bits": [ 3306, 2889, 2931, 2966, 3001, 3036, 3078, 3120 ], "attributes": { } }, "x_mem[29]": { "hide_name": 0, "bits": [ 3148, 3190, 3211, 3225, 3253, 3317, 3103, 3257 ], "attributes": { } }, "x_mem[2]": { "hide_name": 0, "bits": [ 3053, 3144, 3172, 3249, 3295, 2913, 2962, 2997 ], "attributes": { } }, "x_mem[30]": { "hide_name": 0, "bits": [ 3313, 2924, 2945, 2980, 3008, 3022, 3057, 3071 ], "attributes": { } }, "x_mem[31]": { "hide_name": 0, "bits": [ 3113, 3134, 3162, 3197, 3204, 3232, 3274, 3288 ], "attributes": { } }, "x_mem[3]": { "hide_name": 0, "bits": [ 3046, 3088, 3130, 3179, 3221, 3270, 3284, 3302 ], "attributes": { } }, "x_mem[4]": { "hide_name": 0, "bits": [ 3309, 2892, 2934, 2969, 3004, 3039, 3081, 3123 ], "attributes": { } }, "x_mem[5]": { "hide_name": 0, "bits": [ 3151, 3193, 3214, 3228, 3256, 3320, 3106, 3260 ], "attributes": { } }, "x_mem[6]": { "hide_name": 0, "bits": [ 3316, 2927, 2948, 2983, 3011, 3025, 3060, 3074 ], "attributes": { } }, "x_mem[7]": { "hide_name": 0, "bits": [ 3116, 3137, 3165, 3200, 3207, 3235, 3277, 3291 ], "attributes": { } }, "x_mem[8]": { "hide_name": 0, "bits": [ 2975, 3066, 2989, 2884, 3101, 3028, 2905, 3094 ], "attributes": { } }, "x_mem[9]": { "hide_name": 0, "bits": [ 2951, 2919, 3017, 3157, 3241, 3182, 2898, 2940 ], "attributes": { } } } } } }