{ "creator": "Yosys 0.68+post (git sha1 c12172fbae8af5e20f6fb52e3d4e92d56ed587b6, Release, AppleClang clang++ 21.0.0.21000101)", "modules": { "$__ABC9_DELAY": { "attributes": { "abc9_box_id": "00000000000000000000000000000011", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.1-7.10" }, "parameter_default_values": { "DELAY": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { "$specify$31772": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000000000", "T_FALL_MIN": "00000000000000000000000000000000", "T_FALL_TYP": "00000000000000000000000000000000", "T_RISE_MAX": "00000000000000000000000000000000", "T_RISE_MIN": "00000000000000000000000000000000", "T_RISE_TYP": "00000000000000000000000000000000" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:5.5-5.22" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 3 ], "EN": [ "1" ], "SRC": [ 2 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.29-2.30" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:2.39-2.40" } } } }, "$__ABC9_SCC_BREAKER": { "attributes": { "dynports": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.1-11.10" }, "parameter_default_values": { "WIDTH": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "offset": -1, "upto": 1, "bits": [ 2, 3 ] }, "O": { "direction": "output", "offset": -1, "upto": 1, "bits": [ 4, 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2, 3 ], "offset": -1, "upto": 1, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.47-9.48" } }, "O": { "hide_name": 0, "bits": [ 4, 5 ], "offset": -1, "upto": 1, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:9.69-9.70" } } } }, "$__DFF_N__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000010", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.1-20.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.36-14.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.39-14.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.42-14.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:14.52-14.54" } } } }, "$__DFF_P__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.1-29.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.36-23.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.39-23.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.42-23.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/abc9_model.v:23.52-23.54" } } } }, "$paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\\CCU2C": { "attributes": { "abc9_box_id": "00000000000000000000000000000100", "blackbox": "00000000000000000000000000000001", "hdlname": "CCU2C", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10" }, "parameter_default_values": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "ports": { "CIN": { "direction": "input", "bits": [ 2 ] }, "A0": { "direction": "input", "bits": [ 3 ] }, "B0": { "direction": "input", "bits": [ 4 ] }, "C0": { "direction": "input", "bits": [ 5 ] }, "D0": { "direction": "input", "bits": [ 6 ] }, "A1": { "direction": "input", "bits": [ 7 ] }, "B1": { "direction": "input", "bits": [ 8 ] }, "C1": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "S0": { "direction": "output", "bits": [ 11 ] }, "S1": { "direction": "output", "bits": [ 12 ] }, "COUT": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11" } }, "A1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27" } }, "B0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15" } }, "B1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31" } }, "C0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19" } }, "C1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35" } }, "CIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12" } }, "COUT": { "hide_name": 0, "bits": [ 13 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "D0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39" } }, "S0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11" } }, "S1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15" } } } }, "\\$__ABC9_LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000010", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.1-30.10" }, "ports": { "M0": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "B": { "direction": "input", "bits": [ 5 ] }, "A": { "direction": "input", "bits": [ 6 ] }, "Z": { "direction": "output", "bits": [ 7 ] } }, "cells": { "$specify$1332": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010111", "T_FALL_MIN": "00000000000000000000000010010111", "T_FALL_TYP": "00000000000000000000000010010111", "T_RISE_MAX": "00000000000000000000000010010111", "T_RISE_MIN": "00000000000000000000000010010111", "T_RISE_TYP": "00000000000000000000000010010111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:24.9-24.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$1333": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011101111", "T_FALL_MIN": "00000000000000000000000011101111", "T_FALL_TYP": "00000000000000000000000011101111", "T_RISE_MAX": "00000000000000000000000011101111", "T_RISE_MIN": "00000000000000000000000011101111", "T_RISE_TYP": "00000000000000000000000011101111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:25.9-25.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$1334": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101110101", "T_FALL_MIN": "00000000000000000000000101110101", "T_FALL_TYP": "00000000000000000000000101110101", "T_RISE_MAX": "00000000000000000000000101110101", "T_RISE_MIN": "00000000000000000000000101110101", "T_RISE_TYP": "00000000000000000000000101110101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:26.9-26.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$1335": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:27.9-27.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$1336": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:28.9-28.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 6 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.42-22.43" } }, "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.39-22.40" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.36-22.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.33-22.34" } }, "M0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.29-22.31" } }, "Z": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:22.52-22.53" } } } }, "\\$__ABC9_LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000100", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.1-45.10" }, "ports": { "M1": { "direction": "input", "bits": [ 2 ] }, "M0": { "direction": "input", "bits": [ 3 ] }, "D": { "direction": "input", "bits": [ 4 ] }, "C": { "direction": "input", "bits": [ 5 ] }, "B": { "direction": "input", "bits": [ 6 ] }, "A": { "direction": "input", "bits": [ 7 ] }, "Z": { "direction": "output", "bits": [ 8 ] } }, "cells": { "$specify$1337": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:38.9-38.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$1338": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100100", "T_FALL_MIN": "00000000000000000000000100100100", "T_FALL_TYP": "00000000000000000000000100100100", "T_RISE_MAX": "00000000000000000000000100100100", "T_RISE_MIN": "00000000000000000000000100100100", "T_RISE_TYP": "00000000000000000000000100100100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:39.9-39.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$1339": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111100", "T_FALL_MIN": "00000000000000000000000101111100", "T_FALL_TYP": "00000000000000000000000101111100", "T_RISE_MAX": "00000000000000000000000101111100", "T_RISE_MIN": "00000000000000000000000101111100", "T_RISE_TYP": "00000000000000000000000101111100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:40.9-40.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$1340": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000010", "T_FALL_MIN": "00000000000000000000001000000010", "T_FALL_TYP": "00000000000000000000001000000010", "T_RISE_MAX": "00000000000000000000001000000010", "T_RISE_MIN": "00000000000000000000001000000010", "T_RISE_TYP": "00000000000000000000001000000010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:41.9-41.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$1341": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:42.9-42.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$1342": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:43.9-43.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 7 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.46-36.47" } }, "B": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.43-36.44" } }, "C": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.40-36.41" } }, "D": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.37-36.38" } }, "M0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.33-36.35" } }, "M1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.29-36.31" } }, "Z": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:36.56-36.57" } } } }, "\\$__ABC9_LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000001000", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.1-61.10" }, "ports": { "M2": { "direction": "input", "bits": [ 2 ] }, "M1": { "direction": "input", "bits": [ 3 ] }, "M0": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "C": { "direction": "input", "bits": [ 6 ] }, "B": { "direction": "input", "bits": [ 7 ] }, "A": { "direction": "input", "bits": [ 8 ] }, "Z": { "direction": "output", "bits": [ 9 ] } }, "cells": { "$specify$1343": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:53.9-53.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$1344": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100001", "T_FALL_MIN": "00000000000000000000000100100001", "T_FALL_TYP": "00000000000000000000000100100001", "T_RISE_MAX": "00000000000000000000000100100001", "T_RISE_MIN": "00000000000000000000000100100001", "T_RISE_TYP": "00000000000000000000000100100001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:54.9-54.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$1345": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110110001", "T_FALL_MIN": "00000000000000000000000110110001", "T_FALL_TYP": "00000000000000000000000110110001", "T_RISE_MAX": "00000000000000000000000110110001", "T_RISE_MIN": "00000000000000000000000110110001", "T_RISE_TYP": "00000000000000000000000110110001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:55.9-55.25" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$1346": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000001001", "T_FALL_MIN": "00000000000000000000001000001001", "T_FALL_TYP": "00000000000000000000001000001001", "T_RISE_MAX": "00000000000000000000001000001001", "T_RISE_MIN": "00000000000000000000001000001001", "T_RISE_TYP": "00000000000000000000001000001001" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:56.9-56.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$1347": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010001111", "T_FALL_MIN": "00000000000000000000001010001111", "T_FALL_TYP": "00000000000000000000001010001111", "T_RISE_MAX": "00000000000000000000001010001111", "T_RISE_MIN": "00000000000000000000001010001111", "T_RISE_TYP": "00000000000000000000001010001111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:57.9-57.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$1348": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:58.9-58.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$1349": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:59.9-59.24" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 8 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.50-51.51" } }, "B": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.47-51.48" } }, "C": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.44-51.45" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.41-51.42" } }, "M0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.37-51.39" } }, "M1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.33-51.35" } }, "M2": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.29-51.31" } }, "Z": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:51.60-51.61" } } } }, "ALU54B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:489.1-1007.10" }, "parameter_default_values": { "CLK0_DIV": "ENABLED", "CLK1_DIV": "ENABLED", "CLK2_DIV": "ENABLED", "CLK3_DIV": "ENABLED", "FORCE_ZERO_BARREL_SHIFT": "DISABLED", "GSR": "ENABLED", "LEGACY": "DISABLED", "MASK01": "0x00000000000000 ", "MASKPAT": "0x00000000000000 ", "MASKPAT_SOURCE": "STATIC", "MCPAT": "0x00000000000000 ", "MCPAT_SOURCE": "STATIC", "MULT9_MODE": "DISABLED", "REG_FLAG_CE": "CE0", "REG_FLAG_CLK": "NONE", "REG_FLAG_RST": "RST0", "REG_INPUTC0_CE": "CE0", "REG_INPUTC0_CLK": "NONE", "REG_INPUTC0_RST": "RST0", "REG_INPUTC1_CE": "CE0", "REG_INPUTC1_CLK": "NONE", "REG_INPUTC1_RST": "RST0", "REG_INPUTCFB_CE": "CE0", "REG_INPUTCFB_CLK": "NONE", "REG_INPUTCFB_RST": "RST0", "REG_OPCODEIN_0_CE": "CE0", "REG_OPCODEIN_0_CLK": "NONE", "REG_OPCODEIN_0_RST": "RST0", "REG_OPCODEIN_1_CE": "CE0", "REG_OPCODEIN_1_CLK": "NONE", "REG_OPCODEIN_1_RST": "RST0", "REG_OPCODEOP0_0_CE": "CE0", "REG_OPCODEOP0_0_CLK": "NONE", "REG_OPCODEOP0_0_RST": "RST0", "REG_OPCODEOP0_1_CE": "CE0", "REG_OPCODEOP0_1_CLK": "NONE", "REG_OPCODEOP0_1_RST": "RST0", "REG_OPCODEOP1_0_CLK": "NONE", "REG_OPCODEOP1_1_CLK": "NONE", "REG_OUTPUT0_CE": "CE0", "REG_OUTPUT0_CLK": "NONE", "REG_OUTPUT0_RST": "RST0", "REG_OUTPUT1_CE": "CE0", "REG_OUTPUT1_CLK": "NONE", "REG_OUTPUT1_RST": "RST0", "RESETMODE": "SYNC", "RNDPAT": "0x00000000000000 " }, "ports": { "CE3": { "direction": "input", "bits": [ 2 ] }, "CE2": { "direction": "input", "bits": [ 3 ] }, "CE1": { "direction": "input", "bits": [ 4 ] }, "CE0": { "direction": "input", "bits": [ 5 ] }, "CLK3": { "direction": "input", "bits": [ 6 ] }, "CLK2": { "direction": "input", "bits": [ 7 ] }, "CLK1": { "direction": "input", "bits": [ 8 ] }, "CLK0": { "direction": "input", "bits": [ 9 ] }, "RST3": { "direction": "input", "bits": [ 10 ] }, "RST2": { "direction": "input", "bits": [ 11 ] }, "RST1": { "direction": "input", "bits": [ 12 ] }, "RST0": { "direction": "input", "bits": [ 13 ] }, "SIGNEDIA": { "direction": "input", "bits": [ 14 ] }, "SIGNEDIB": { "direction": "input", "bits": [ 15 ] }, "SIGNEDCIN": { "direction": "input", "bits": [ 16 ] }, "A35": { "direction": "input", "bits": [ 17 ] }, "A34": { "direction": "input", "bits": [ 18 ] }, "A33": { "direction": "input", "bits": [ 19 ] }, "A32": { "direction": "input", "bits": [ 20 ] }, "A31": { "direction": "input", "bits": [ 21 ] }, "A30": { "direction": "input", "bits": [ 22 ] }, "A29": { "direction": "input", "bits": [ 23 ] }, "A28": { "direction": "input", "bits": [ 24 ] }, "A27": { "direction": "input", "bits": [ 25 ] }, "A26": { "direction": "input", "bits": [ 26 ] }, "A25": { "direction": "input", "bits": [ 27 ] }, "A24": { "direction": "input", "bits": [ 28 ] }, "A23": { "direction": "input", "bits": [ 29 ] }, "A22": { "direction": "input", "bits": [ 30 ] }, "A21": { "direction": "input", "bits": [ 31 ] }, "A20": { "direction": "input", "bits": [ 32 ] }, "A19": { "direction": "input", "bits": [ 33 ] }, "A18": { "direction": "input", "bits": [ 34 ] }, "A17": { "direction": "input", "bits": [ 35 ] }, "A16": { "direction": "input", "bits": [ 36 ] }, "A15": { "direction": "input", "bits": [ 37 ] }, "A14": { "direction": "input", "bits": [ 38 ] }, "A13": { "direction": "input", "bits": [ 39 ] }, "A12": { "direction": "input", "bits": [ 40 ] }, "A11": { "direction": "input", "bits": [ 41 ] }, "A10": { "direction": "input", "bits": [ 42 ] }, "A9": { "direction": "input", "bits": [ 43 ] }, "A8": { "direction": "input", "bits": [ 44 ] }, "A7": { "direction": "input", "bits": [ 45 ] }, "A6": { "direction": "input", "bits": [ 46 ] }, "A5": { "direction": "input", "bits": [ 47 ] }, "A4": { "direction": "input", "bits": [ 48 ] }, "A3": { "direction": "input", "bits": [ 49 ] }, "A2": { "direction": "input", "bits": [ 50 ] }, "A1": { "direction": "input", "bits": [ 51 ] }, "A0": { "direction": "input", "bits": [ 52 ] }, "B35": { "direction": "input", "bits": [ 53 ] }, "B34": { "direction": "input", "bits": [ 54 ] }, "B33": { "direction": "input", "bits": [ 55 ] }, "B32": { "direction": "input", "bits": [ 56 ] }, "B31": { "direction": "input", "bits": [ 57 ] }, "B30": { "direction": "input", "bits": [ 58 ] }, "B29": { "direction": "input", "bits": [ 59 ] }, "B28": { "direction": "input", "bits": [ 60 ] }, "B27": { "direction": "input", "bits": [ 61 ] }, "B26": { "direction": "input", "bits": [ 62 ] }, "B25": { "direction": "input", "bits": [ 63 ] }, "B24": { "direction": "input", "bits": [ 64 ] }, "B23": { "direction": "input", "bits": [ 65 ] }, "B22": { "direction": "input", "bits": [ 66 ] }, "B21": { "direction": "input", "bits": [ 67 ] }, "B20": { "direction": "input", "bits": [ 68 ] }, "B19": { "direction": "input", "bits": [ 69 ] }, "B18": { "direction": "input", "bits": [ 70 ] }, "B17": { "direction": "input", "bits": [ 71 ] }, "B16": { "direction": "input", "bits": [ 72 ] }, "B15": { "direction": "input", "bits": [ 73 ] }, "B14": { "direction": "input", "bits": [ 74 ] }, "B13": { "direction": "input", "bits": [ 75 ] }, "B12": { "direction": "input", "bits": [ 76 ] }, "B11": { "direction": "input", "bits": [ 77 ] }, "B10": { "direction": "input", "bits": [ 78 ] }, "B9": { "direction": "input", "bits": [ 79 ] }, "B8": { "direction": "input", "bits": [ 80 ] }, "B7": { "direction": "input", "bits": [ 81 ] }, "B6": { "direction": "input", "bits": [ 82 ] }, "B5": { "direction": "input", "bits": [ 83 ] }, "B4": { "direction": "input", "bits": [ 84 ] }, "B3": { "direction": "input", "bits": [ 85 ] }, "B2": { "direction": "input", "bits": [ 86 ] }, "B1": { "direction": "input", "bits": [ 87 ] }, "B0": { "direction": "input", "bits": [ 88 ] }, "C53": { "direction": "input", "bits": [ 89 ] }, "C52": { "direction": "input", "bits": [ 90 ] }, "C51": { "direction": "input", "bits": [ 91 ] }, "C50": { "direction": "input", "bits": [ 92 ] }, "C49": { "direction": "input", "bits": [ 93 ] }, "C48": { "direction": "input", "bits": [ 94 ] }, "C47": { "direction": "input", "bits": [ 95 ] }, "C46": { "direction": "input", "bits": [ 96 ] }, "C45": { "direction": "input", "bits": [ 97 ] }, "C44": { "direction": "input", "bits": [ 98 ] }, "C43": { "direction": "input", "bits": [ 99 ] }, "C42": { "direction": "input", "bits": [ 100 ] }, "C41": { "direction": "input", "bits": [ 101 ] }, "C40": { "direction": "input", "bits": [ 102 ] }, "C39": { "direction": "input", "bits": [ 103 ] }, "C38": { "direction": "input", "bits": [ 104 ] }, "C37": { "direction": "input", "bits": [ 105 ] }, "C36": { "direction": "input", "bits": [ 106 ] }, "C35": { "direction": "input", "bits": [ 107 ] }, "C34": { "direction": "input", "bits": [ 108 ] }, "C33": { "direction": "input", "bits": [ 109 ] }, "C32": { "direction": "input", "bits": [ 110 ] }, "C31": { "direction": "input", "bits": [ 111 ] }, "C30": { "direction": "input", "bits": [ 112 ] }, "C29": { "direction": "input", "bits": [ 113 ] }, "C28": { "direction": "input", "bits": [ 114 ] }, "C27": { "direction": "input", "bits": [ 115 ] }, "C26": { "direction": "input", "bits": [ 116 ] }, "C25": { "direction": "input", "bits": [ 117 ] }, "C24": { "direction": "input", "bits": [ 118 ] }, "C23": { "direction": "input", "bits": [ 119 ] }, "C22": { "direction": "input", "bits": [ 120 ] }, "C21": { "direction": "input", "bits": [ 121 ] }, "C20": { "direction": "input", "bits": [ 122 ] }, "C19": { "direction": "input", "bits": [ 123 ] }, "C18": { "direction": "input", "bits": [ 124 ] }, "C17": { "direction": "input", "bits": [ 125 ] }, "C16": { "direction": "input", "bits": [ 126 ] }, "C15": { "direction": "input", "bits": [ 127 ] }, "C14": { "direction": "input", "bits": [ 128 ] }, "C13": { "direction": "input", "bits": [ 129 ] }, "C12": { "direction": "input", "bits": [ 130 ] }, "C11": { "direction": "input", "bits": [ 131 ] }, "C10": { "direction": "input", "bits": [ 132 ] }, "C9": { "direction": "input", "bits": [ 133 ] }, "C8": { "direction": "input", "bits": [ 134 ] }, "C7": { "direction": "input", "bits": [ 135 ] }, "C6": { "direction": "input", "bits": [ 136 ] }, "C5": { "direction": "input", "bits": [ 137 ] }, "C4": { "direction": "input", "bits": [ 138 ] }, "C3": { "direction": "input", "bits": [ 139 ] }, "C2": { "direction": "input", "bits": [ 140 ] }, "C1": { "direction": "input", "bits": [ 141 ] }, "C0": { "direction": "input", "bits": [ 142 ] }, "CFB53": { "direction": "input", "bits": [ 143 ] }, "CFB52": { "direction": "input", "bits": [ 144 ] }, "CFB51": { "direction": "input", "bits": [ 145 ] }, "CFB50": { "direction": "input", "bits": [ 146 ] }, "CFB49": { "direction": "input", "bits": [ 147 ] }, "CFB48": { "direction": "input", "bits": [ 148 ] }, "CFB47": { "direction": "input", "bits": [ 149 ] }, "CFB46": { "direction": "input", "bits": [ 150 ] }, "CFB45": { "direction": "input", "bits": [ 151 ] }, "CFB44": { "direction": "input", "bits": [ 152 ] }, "CFB43": { "direction": "input", "bits": [ 153 ] }, "CFB42": { "direction": "input", "bits": [ 154 ] }, "CFB41": { "direction": "input", "bits": [ 155 ] }, "CFB40": { "direction": "input", "bits": [ 156 ] }, "CFB39": { "direction": "input", "bits": [ 157 ] }, "CFB38": { "direction": "input", "bits": [ 158 ] }, "CFB37": { "direction": "input", "bits": [ 159 ] }, "CFB36": { "direction": "input", "bits": [ 160 ] }, "CFB35": { "direction": "input", "bits": [ 161 ] }, "CFB34": { "direction": "input", "bits": [ 162 ] }, "CFB33": { "direction": "input", "bits": [ 163 ] }, "CFB32": { "direction": "input", "bits": [ 164 ] }, "CFB31": { "direction": "input", "bits": [ 165 ] }, "CFB30": { "direction": "input", "bits": [ 166 ] }, "CFB29": { "direction": "input", "bits": [ 167 ] }, "CFB28": { "direction": "input", "bits": [ 168 ] }, "CFB27": { "direction": "input", "bits": [ 169 ] }, "CFB26": { "direction": "input", "bits": [ 170 ] }, "CFB25": { "direction": "input", "bits": [ 171 ] }, "CFB24": { "direction": "input", "bits": [ 172 ] }, "CFB23": { "direction": "input", "bits": [ 173 ] }, "CFB22": { "direction": "input", "bits": [ 174 ] }, "CFB21": { "direction": "input", "bits": [ 175 ] }, "CFB20": { "direction": "input", "bits": [ 176 ] }, "CFB19": { "direction": "input", "bits": [ 177 ] }, "CFB18": { "direction": "input", "bits": [ 178 ] }, "CFB17": { "direction": "input", "bits": [ 179 ] }, "CFB16": { "direction": "input", "bits": [ 180 ] }, "CFB15": { "direction": "input", "bits": [ 181 ] }, "CFB14": { "direction": "input", "bits": [ 182 ] }, "CFB13": { "direction": "input", "bits": [ 183 ] }, "CFB12": { "direction": "input", "bits": [ 184 ] }, "CFB11": { "direction": "input", "bits": [ 185 ] }, "CFB10": { "direction": "input", "bits": [ 186 ] }, "CFB9": { "direction": "input", "bits": [ 187 ] }, "CFB8": { "direction": "input", "bits": [ 188 ] }, "CFB7": { "direction": "input", "bits": [ 189 ] }, "CFB6": { "direction": "input", "bits": [ 190 ] }, "CFB5": { "direction": "input", "bits": [ 191 ] }, "CFB4": { "direction": "input", "bits": [ 192 ] }, "CFB3": { "direction": "input", "bits": [ 193 ] }, "CFB2": { "direction": "input", "bits": [ 194 ] }, "CFB1": { "direction": "input", "bits": [ 195 ] }, "CFB0": { "direction": "input", "bits": [ 196 ] }, "MA35": { "direction": "input", "bits": [ 197 ] }, "MA34": { "direction": "input", "bits": [ 198 ] }, "MA33": { "direction": "input", "bits": [ 199 ] }, "MA32": { "direction": "input", "bits": [ 200 ] }, "MA31": { "direction": "input", "bits": [ 201 ] }, "MA30": { "direction": "input", "bits": [ 202 ] }, "MA29": { "direction": "input", "bits": [ 203 ] }, "MA28": { "direction": "input", "bits": [ 204 ] }, "MA27": { "direction": "input", "bits": [ 205 ] }, "MA26": { "direction": "input", "bits": [ 206 ] }, "MA25": { "direction": "input", "bits": [ 207 ] }, "MA24": { "direction": "input", "bits": [ 208 ] }, "MA23": { "direction": "input", "bits": [ 209 ] }, "MA22": { "direction": "input", "bits": [ 210 ] }, "MA21": { "direction": "input", "bits": [ 211 ] }, "MA20": { "direction": "input", "bits": [ 212 ] }, "MA19": { "direction": "input", "bits": [ 213 ] }, "MA18": { "direction": "input", "bits": [ 214 ] }, "MA17": { "direction": "input", "bits": [ 215 ] }, "MA16": { "direction": "input", "bits": [ 216 ] }, "MA15": { "direction": "input", "bits": [ 217 ] }, "MA14": { "direction": "input", "bits": [ 218 ] }, "MA13": { "direction": "input", "bits": [ 219 ] }, "MA12": { "direction": "input", "bits": [ 220 ] }, "MA11": { "direction": "input", "bits": [ 221 ] }, "MA10": { "direction": "input", "bits": [ 222 ] }, "MA9": { "direction": "input", "bits": [ 223 ] }, "MA8": { "direction": "input", "bits": [ 224 ] }, "MA7": { "direction": "input", "bits": [ 225 ] }, "MA6": { "direction": "input", "bits": [ 226 ] }, "MA5": { "direction": "input", "bits": [ 227 ] }, "MA4": { "direction": "input", "bits": [ 228 ] }, "MA3": { "direction": "input", "bits": [ 229 ] }, "MA2": { "direction": "input", "bits": [ 230 ] }, "MA1": { "direction": "input", "bits": [ 231 ] }, "MA0": { "direction": "input", "bits": [ 232 ] }, "MB35": { "direction": "input", "bits": [ 233 ] }, "MB34": { "direction": "input", "bits": [ 234 ] }, "MB33": { "direction": "input", "bits": [ 235 ] }, "MB32": { "direction": "input", "bits": [ 236 ] }, "MB31": { "direction": "input", "bits": [ 237 ] }, "MB30": { "direction": "input", "bits": [ 238 ] }, "MB29": { "direction": "input", "bits": [ 239 ] }, "MB28": { "direction": "input", "bits": [ 240 ] }, "MB27": { "direction": "input", "bits": [ 241 ] }, "MB26": { "direction": "input", "bits": [ 242 ] }, "MB25": { "direction": "input", "bits": [ 243 ] }, "MB24": { "direction": "input", "bits": [ 244 ] }, "MB23": { "direction": "input", "bits": [ 245 ] }, "MB22": { "direction": "input", "bits": [ 246 ] }, "MB21": { "direction": "input", "bits": [ 247 ] }, "MB20": { "direction": "input", "bits": [ 248 ] }, "MB19": { "direction": "input", "bits": [ 249 ] }, "MB18": { "direction": "input", "bits": [ 250 ] }, "MB17": { "direction": "input", "bits": [ 251 ] }, "MB16": { "direction": "input", "bits": [ 252 ] }, "MB15": { "direction": "input", "bits": [ 253 ] }, "MB14": { "direction": "input", "bits": [ 254 ] }, "MB13": { "direction": "input", "bits": [ 255 ] }, "MB12": { "direction": "input", "bits": [ 256 ] }, "MB11": { "direction": "input", "bits": [ 257 ] }, "MB10": { "direction": "input", "bits": [ 258 ] }, "MB9": { "direction": "input", "bits": [ 259 ] }, "MB8": { "direction": "input", "bits": [ 260 ] }, "MB7": { "direction": "input", "bits": [ 261 ] }, "MB6": { "direction": "input", "bits": [ 262 ] }, "MB5": { "direction": "input", "bits": [ 263 ] }, "MB4": { "direction": "input", "bits": [ 264 ] }, "MB3": { "direction": "input", "bits": [ 265 ] }, "MB2": { "direction": "input", "bits": [ 266 ] }, "MB1": { "direction": "input", "bits": [ 267 ] }, "MB0": { "direction": "input", "bits": [ 268 ] }, "CIN53": { "direction": "input", "bits": [ 269 ] }, "CIN52": { "direction": "input", "bits": [ 270 ] }, "CIN51": { "direction": "input", "bits": [ 271 ] }, "CIN50": { "direction": "input", "bits": [ 272 ] }, "CIN49": { "direction": "input", "bits": [ 273 ] }, "CIN48": { "direction": "input", "bits": [ 274 ] }, "CIN47": { "direction": "input", "bits": [ 275 ] }, "CIN46": { "direction": "input", "bits": [ 276 ] }, "CIN45": { "direction": "input", "bits": [ 277 ] }, "CIN44": { "direction": "input", "bits": [ 278 ] }, "CIN43": { "direction": "input", "bits": [ 279 ] }, "CIN42": { "direction": "input", "bits": [ 280 ] }, "CIN41": { "direction": "input", "bits": [ 281 ] }, "CIN40": { "direction": "input", "bits": [ 282 ] }, "CIN39": { "direction": "input", "bits": [ 283 ] }, "CIN38": { "direction": "input", "bits": [ 284 ] }, "CIN37": { "direction": "input", "bits": [ 285 ] }, "CIN36": { "direction": "input", "bits": [ 286 ] }, "CIN35": { "direction": "input", "bits": [ 287 ] }, "CIN34": { "direction": "input", "bits": [ 288 ] }, "CIN33": { "direction": "input", "bits": [ 289 ] }, "CIN32": { "direction": "input", "bits": [ 290 ] }, "CIN31": { "direction": "input", "bits": [ 291 ] }, "CIN30": { "direction": "input", "bits": [ 292 ] }, "CIN29": { "direction": "input", "bits": [ 293 ] }, "CIN28": { "direction": "input", "bits": [ 294 ] }, "CIN27": { "direction": "input", "bits": [ 295 ] }, "CIN26": { "direction": "input", "bits": [ 296 ] }, "CIN25": { "direction": "input", "bits": [ 297 ] }, "CIN24": { "direction": "input", "bits": [ 298 ] }, "CIN23": { "direction": "input", "bits": [ 299 ] }, "CIN22": { "direction": "input", "bits": [ 300 ] }, "CIN21": { "direction": "input", "bits": [ 301 ] }, "CIN20": { "direction": "input", "bits": [ 302 ] }, "CIN19": { "direction": "input", "bits": [ 303 ] }, "CIN18": { "direction": "input", "bits": [ 304 ] }, "CIN17": { "direction": "input", "bits": [ 305 ] }, "CIN16": { "direction": "input", "bits": [ 306 ] }, "CIN15": { "direction": "input", "bits": [ 307 ] }, "CIN14": { "direction": "input", "bits": [ 308 ] }, "CIN13": { "direction": "input", "bits": [ 309 ] }, "CIN12": { "direction": "input", "bits": [ 310 ] }, "CIN11": { "direction": "input", "bits": [ 311 ] }, "CIN10": { "direction": "input", "bits": [ 312 ] }, "CIN9": { "direction": "input", "bits": [ 313 ] }, "CIN8": { "direction": "input", "bits": [ 314 ] }, "CIN7": { "direction": "input", "bits": [ 315 ] }, "CIN6": { "direction": "input", "bits": [ 316 ] }, "CIN5": { "direction": "input", "bits": [ 317 ] }, "CIN4": { "direction": "input", "bits": [ 318 ] }, "CIN3": { "direction": "input", "bits": [ 319 ] }, "CIN2": { "direction": "input", "bits": [ 320 ] }, "CIN1": { "direction": "input", "bits": [ 321 ] }, "CIN0": { "direction": "input", "bits": [ 322 ] }, "OP10": { "direction": "input", "bits": [ 323 ] }, "OP9": { "direction": "input", "bits": [ 324 ] }, "OP8": { "direction": "input", "bits": [ 325 ] }, "OP7": { "direction": "input", "bits": [ 326 ] }, "OP6": { "direction": "input", "bits": [ 327 ] }, "OP5": { "direction": "input", "bits": [ 328 ] }, "OP4": { "direction": "input", "bits": [ 329 ] }, "OP3": { "direction": "input", "bits": [ 330 ] }, "OP2": { "direction": "input", "bits": [ 331 ] }, "OP1": { "direction": "input", "bits": [ 332 ] }, "OP0": { "direction": "input", "bits": [ 333 ] }, "R53": { "direction": "output", "bits": [ 334 ] }, "R52": { "direction": "output", "bits": [ 335 ] }, "R51": { "direction": "output", "bits": [ 336 ] }, "R50": { "direction": "output", "bits": [ 337 ] }, "R49": { "direction": "output", "bits": [ 338 ] }, "R48": { "direction": "output", "bits": [ 339 ] }, "R47": { "direction": "output", "bits": [ 340 ] }, "R46": { "direction": "output", "bits": [ 341 ] }, "R45": { "direction": "output", "bits": [ 342 ] }, "R44": { "direction": "output", "bits": [ 343 ] }, "R43": { "direction": "output", "bits": [ 344 ] }, "R42": { "direction": "output", "bits": [ 345 ] }, "R41": { "direction": "output", "bits": [ 346 ] }, "R40": { "direction": "output", "bits": [ 347 ] }, "R39": { "direction": "output", "bits": [ 348 ] }, "R38": { "direction": "output", "bits": [ 349 ] }, "R37": { "direction": "output", "bits": [ 350 ] }, "R36": { "direction": "output", "bits": [ 351 ] }, "R35": { "direction": "output", "bits": [ 352 ] }, "R34": { "direction": "output", "bits": [ 353 ] }, "R33": { "direction": "output", "bits": [ 354 ] }, "R32": { "direction": "output", "bits": [ 355 ] }, "R31": { "direction": "output", "bits": [ 356 ] }, "R30": { "direction": "output", "bits": [ 357 ] }, "R29": { "direction": "output", "bits": [ 358 ] }, "R28": { "direction": "output", "bits": [ 359 ] }, "R27": { "direction": "output", "bits": [ 360 ] }, "R26": { "direction": "output", "bits": [ 361 ] }, "R25": { "direction": "output", "bits": [ 362 ] }, "R24": { "direction": "output", "bits": [ 363 ] }, "R23": { "direction": "output", "bits": [ 364 ] }, "R22": { "direction": "output", "bits": [ 365 ] }, "R21": { "direction": "output", "bits": [ 366 ] }, "R20": { "direction": "output", "bits": [ 367 ] }, "R19": { "direction": "output", "bits": [ 368 ] }, "R18": { "direction": "output", "bits": [ 369 ] }, "R17": { "direction": "output", "bits": [ 370 ] }, "R16": { "direction": "output", "bits": [ 371 ] }, "R15": { "direction": "output", "bits": [ 372 ] }, "R14": { "direction": "output", "bits": [ 373 ] }, "R13": { "direction": "output", "bits": [ 374 ] }, "R12": { "direction": "output", "bits": [ 375 ] }, "R11": { "direction": "output", "bits": [ 376 ] }, "R10": { "direction": "output", "bits": [ 377 ] }, "R9": { "direction": "output", "bits": [ 378 ] }, "R8": { "direction": "output", "bits": [ 379 ] }, "R7": { "direction": "output", "bits": [ 380 ] }, "R6": { "direction": "output", "bits": [ 381 ] }, "R5": { "direction": "output", "bits": [ 382 ] }, "R4": { "direction": "output", "bits": [ 383 ] }, "R3": { "direction": "output", "bits": [ 384 ] }, "R2": { "direction": "output", "bits": [ 385 ] }, "R1": { "direction": "output", "bits": [ 386 ] }, "R0": { "direction": "output", "bits": [ 387 ] }, "CO53": { "direction": "output", "bits": [ 388 ] }, "CO52": { "direction": "output", "bits": [ 389 ] }, "CO51": { "direction": "output", "bits": [ 390 ] }, "CO50": { "direction": "output", "bits": [ 391 ] }, "CO49": { "direction": "output", "bits": [ 392 ] }, "CO48": { "direction": "output", "bits": [ 393 ] }, "CO47": { "direction": "output", "bits": [ 394 ] }, "CO46": { "direction": "output", "bits": [ 395 ] }, "CO45": { "direction": "output", "bits": [ 396 ] }, "CO44": { "direction": "output", "bits": [ 397 ] }, "CO43": { "direction": "output", "bits": [ 398 ] }, "CO42": { "direction": "output", "bits": [ 399 ] }, "CO41": { "direction": "output", "bits": [ 400 ] }, "CO40": { "direction": "output", "bits": [ 401 ] }, "CO39": { "direction": "output", "bits": [ 402 ] }, "CO38": { "direction": "output", "bits": [ 403 ] }, "CO37": { "direction": "output", "bits": [ 404 ] }, "CO36": { "direction": "output", "bits": [ 405 ] }, "CO35": { "direction": "output", "bits": [ 406 ] }, "CO34": { "direction": "output", "bits": [ 407 ] }, "CO33": { "direction": "output", "bits": [ 408 ] }, "CO32": { "direction": "output", "bits": [ 409 ] }, "CO31": { "direction": "output", "bits": [ 410 ] }, "CO30": { "direction": "output", "bits": [ 411 ] }, "CO29": { "direction": "output", "bits": [ 412 ] }, "CO28": { "direction": "output", "bits": [ 413 ] }, "CO27": { "direction": "output", "bits": [ 414 ] }, "CO26": { "direction": "output", "bits": [ 415 ] }, "CO25": { "direction": "output", "bits": [ 416 ] }, "CO24": { "direction": "output", "bits": [ 417 ] }, "CO23": { "direction": "output", "bits": [ 418 ] }, "CO22": { "direction": "output", "bits": [ 419 ] }, "CO21": { "direction": "output", "bits": [ 420 ] }, "CO20": { "direction": "output", "bits": [ 421 ] }, "CO19": { "direction": "output", "bits": [ 422 ] }, "CO18": { "direction": "output", "bits": [ 423 ] }, "CO17": { "direction": "output", "bits": [ 424 ] }, "CO16": { "direction": "output", "bits": [ 425 ] }, "CO15": { "direction": "output", "bits": [ 426 ] }, "CO14": { "direction": "output", "bits": [ 427 ] }, "CO13": { "direction": "output", "bits": [ 428 ] }, "CO12": { "direction": "output", "bits": [ 429 ] }, "CO11": { "direction": "output", "bits": [ 430 ] }, "CO10": { "direction": "output", "bits": [ 431 ] }, "CO9": { "direction": "output", "bits": [ 432 ] }, "CO8": { "direction": "output", "bits": [ 433 ] }, "CO7": { "direction": "output", "bits": [ 434 ] }, "CO6": { "direction": "output", "bits": [ 435 ] }, "CO5": { "direction": "output", "bits": [ 436 ] }, "CO4": { "direction": "output", "bits": [ 437 ] }, "CO3": { "direction": "output", "bits": [ 438 ] }, "CO2": { "direction": "output", "bits": [ 439 ] }, "CO1": { "direction": "output", "bits": [ 440 ] }, "CO0": { "direction": "output", "bits": [ 441 ] }, "EQZ": { "direction": "output", "bits": [ 442 ] }, "EQZM": { "direction": "output", "bits": [ 443 ] }, "EQOM": { "direction": "output", "bits": [ 444 ] }, "EQPAT": { "direction": "output", "bits": [ 445 ] }, "EQPATB": { "direction": "output", "bits": [ 446 ] }, "OVER": { "direction": "output", "bits": [ 447 ] }, "UNDER": { "direction": "output", "bits": [ 448 ] }, "OVERUNDER": { "direction": "output", "bits": [ 449 ] }, "SIGNEDR": { "direction": "output", "bits": [ 450 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:608.11-608.13" } }, "A1": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:607.11-607.13" } }, "A10": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:598.11-598.14" } }, "A11": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:597.11-597.14" } }, "A12": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:596.11-596.14" } }, "A13": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:595.11-595.14" } }, "A14": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:594.11-594.14" } }, "A15": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:593.11-593.14" } }, "A16": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:592.11-592.14" } }, "A17": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:591.11-591.14" } }, "A18": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:590.11-590.14" } }, "A19": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:589.11-589.14" } }, "A2": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:606.11-606.13" } }, "A20": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:588.11-588.14" } }, "A21": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:587.11-587.14" } }, "A22": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:586.11-586.14" } }, "A23": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:585.11-585.14" } }, "A24": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:584.11-584.14" } }, "A25": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:583.11-583.14" } }, "A26": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:582.11-582.14" } }, "A27": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:581.11-581.14" } }, "A28": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:580.11-580.14" } }, "A29": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:579.11-579.14" } }, "A3": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:605.11-605.13" } }, "A30": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:578.11-578.14" } }, "A31": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:577.11-577.14" } }, "A32": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:576.11-576.14" } }, "A33": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:575.11-575.14" } }, "A34": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:574.11-574.14" } }, "A35": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:573.11-573.14" } }, "A4": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:604.11-604.13" } }, "A5": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:603.11-603.13" } }, "A6": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:602.11-602.13" } }, "A7": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:601.11-601.13" } }, "A8": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:600.11-600.13" } }, "A9": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:599.11-599.13" } }, "B0": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:644.11-644.13" } }, "B1": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:643.11-643.13" } }, "B10": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:634.11-634.14" } }, "B11": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:633.11-633.14" } }, "B12": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:632.11-632.14" } }, "B13": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:631.11-631.14" } }, "B14": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:630.11-630.14" } }, "B15": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:629.11-629.14" } }, "B16": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:628.11-628.14" } }, "B17": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:627.11-627.14" } }, "B18": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:626.11-626.14" } }, "B19": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:625.11-625.14" } }, "B2": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:642.11-642.13" } }, "B20": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:624.11-624.14" } }, "B21": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:623.11-623.14" } }, "B22": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:622.11-622.14" } }, "B23": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:621.11-621.14" } }, "B24": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:620.11-620.14" } }, "B25": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:619.11-619.14" } }, "B26": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:618.11-618.14" } }, "B27": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:617.11-617.14" } }, "B28": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:616.11-616.14" } }, "B29": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:615.11-615.14" } }, "B3": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:641.11-641.13" } }, "B30": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:614.11-614.14" } }, "B31": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:613.11-613.14" } }, "B32": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:612.11-612.14" } }, "B33": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:611.11-611.14" } }, "B34": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:610.11-610.14" } }, "B35": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:609.11-609.14" } }, "B4": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:640.11-640.13" } }, "B5": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:639.11-639.13" } }, "B6": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:638.11-638.13" } }, "B7": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:637.11-637.13" } }, "B8": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:636.11-636.13" } }, "B9": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:635.11-635.13" } }, "C0": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:698.11-698.13" } }, "C1": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:697.11-697.13" } }, "C10": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:688.11-688.14" } }, "C11": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:687.11-687.14" } }, "C12": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:686.11-686.14" } }, "C13": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:685.11-685.14" } }, "C14": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:684.11-684.14" } }, "C15": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:683.11-683.14" } }, "C16": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:682.11-682.14" } }, "C17": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:681.11-681.14" } }, "C18": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:680.11-680.14" } }, "C19": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:679.11-679.14" } }, "C2": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:696.11-696.13" } }, "C20": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:678.11-678.14" } }, "C21": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:677.11-677.14" } }, "C22": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:676.11-676.14" } }, "C23": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:675.11-675.14" } }, "C24": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:674.11-674.14" } }, "C25": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:673.11-673.14" } }, "C26": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:672.11-672.14" } }, "C27": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:671.11-671.14" } }, "C28": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:670.11-670.14" } }, "C29": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:669.11-669.14" } }, "C3": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:695.11-695.13" } }, "C30": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:668.11-668.14" } }, "C31": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:667.11-667.14" } }, "C32": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:666.11-666.14" } }, "C33": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:665.11-665.14" } }, "C34": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:664.11-664.14" } }, "C35": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:663.11-663.14" } }, "C36": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:662.11-662.14" } }, "C37": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:661.11-661.14" } }, "C38": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:660.11-660.14" } }, "C39": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:659.11-659.14" } }, "C4": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:694.11-694.13" } }, "C40": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:658.11-658.14" } }, "C41": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:657.11-657.14" } }, "C42": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:656.11-656.14" } }, "C43": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:655.11-655.14" } }, "C44": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:654.11-654.14" } }, "C45": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:653.11-653.14" } }, "C46": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:652.11-652.14" } }, "C47": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:651.11-651.14" } }, "C48": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:650.11-650.14" } }, "C49": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:649.11-649.14" } }, "C5": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:693.11-693.13" } }, "C50": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:648.11-648.14" } }, "C51": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:647.11-647.14" } }, "C52": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:646.11-646.14" } }, "C53": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:645.11-645.14" } }, "C6": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:692.11-692.13" } }, "C7": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:691.11-691.13" } }, "C8": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:690.11-690.13" } }, "C9": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:689.11-689.13" } }, "CE0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:561.11-561.14" } }, "CE1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:560.11-560.14" } }, "CE2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:559.11-559.14" } }, "CE3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:558.11-558.14" } }, "CFB0": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:752.11-752.15" } }, "CFB1": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:751.11-751.15" } }, "CFB10": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:742.11-742.16" } }, "CFB11": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:741.11-741.16" } }, "CFB12": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:740.11-740.16" } }, "CFB13": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:739.11-739.16" } }, "CFB14": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:738.11-738.16" } }, "CFB15": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:737.11-737.16" } }, "CFB16": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:736.11-736.16" } }, "CFB17": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:735.11-735.16" } }, "CFB18": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:734.11-734.16" } }, "CFB19": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:733.11-733.16" } }, "CFB2": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:750.11-750.15" } }, "CFB20": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:732.11-732.16" } }, "CFB21": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:731.11-731.16" } }, "CFB22": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:730.11-730.16" } }, "CFB23": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:729.11-729.16" } }, "CFB24": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:728.11-728.16" } }, "CFB25": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:727.11-727.16" } }, "CFB26": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:726.11-726.16" } }, "CFB27": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:725.11-725.16" } }, "CFB28": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:724.11-724.16" } }, "CFB29": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:723.11-723.16" } }, "CFB3": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:749.11-749.15" } }, "CFB30": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:722.11-722.16" } }, "CFB31": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:721.11-721.16" } }, "CFB32": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:720.11-720.16" } }, "CFB33": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:719.11-719.16" } }, "CFB34": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:718.11-718.16" } }, "CFB35": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:717.11-717.16" } }, "CFB36": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:716.11-716.16" } }, "CFB37": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:715.11-715.16" } }, "CFB38": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:714.11-714.16" } }, "CFB39": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:713.11-713.16" } }, "CFB4": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:748.11-748.15" } }, "CFB40": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:712.11-712.16" } }, "CFB41": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:711.11-711.16" } }, "CFB42": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:710.11-710.16" } }, "CFB43": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:709.11-709.16" } }, "CFB44": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:708.11-708.16" } }, "CFB45": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:707.11-707.16" } }, "CFB46": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:706.11-706.16" } }, "CFB47": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:705.11-705.16" } }, "CFB48": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:704.11-704.16" } }, "CFB49": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:703.11-703.16" } }, "CFB5": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:747.11-747.15" } }, "CFB50": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:702.11-702.16" } }, "CFB51": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:701.11-701.16" } }, "CFB52": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:700.11-700.16" } }, "CFB53": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:699.11-699.16" } }, "CFB6": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:746.11-746.15" } }, "CFB7": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:745.11-745.15" } }, "CFB8": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:744.11-744.15" } }, "CFB9": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:743.11-743.15" } }, "CIN0": { "hide_name": 0, "bits": [ 322 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:878.11-878.15" } }, "CIN1": { "hide_name": 0, "bits": [ 321 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:877.11-877.15" } }, "CIN10": { "hide_name": 0, "bits": [ 312 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:868.11-868.16" } }, "CIN11": { "hide_name": 0, "bits": [ 311 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:867.11-867.16" } }, "CIN12": { "hide_name": 0, "bits": [ 310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:866.11-866.16" } }, "CIN13": { "hide_name": 0, "bits": [ 309 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:865.11-865.16" } }, "CIN14": { "hide_name": 0, "bits": [ 308 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:864.11-864.16" } }, "CIN15": { "hide_name": 0, "bits": [ 307 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:863.11-863.16" } }, "CIN16": { "hide_name": 0, "bits": [ 306 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:862.11-862.16" } }, "CIN17": { "hide_name": 0, "bits": [ 305 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:861.11-861.16" } }, "CIN18": { "hide_name": 0, "bits": [ 304 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:860.11-860.16" } }, "CIN19": { "hide_name": 0, "bits": [ 303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:859.11-859.16" } }, "CIN2": { "hide_name": 0, "bits": [ 320 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:876.11-876.15" } }, "CIN20": { "hide_name": 0, "bits": [ 302 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:858.11-858.16" } }, "CIN21": { "hide_name": 0, "bits": [ 301 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:857.11-857.16" } }, "CIN22": { "hide_name": 0, "bits": [ 300 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:856.11-856.16" } }, "CIN23": { "hide_name": 0, "bits": [ 299 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:855.11-855.16" } }, "CIN24": { "hide_name": 0, "bits": [ 298 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:854.11-854.16" } }, "CIN25": { "hide_name": 0, "bits": [ 297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:853.11-853.16" } }, "CIN26": { "hide_name": 0, "bits": [ 296 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:852.11-852.16" } }, "CIN27": { "hide_name": 0, "bits": [ 295 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:851.11-851.16" } }, "CIN28": { "hide_name": 0, "bits": [ 294 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:850.11-850.16" } }, "CIN29": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:849.11-849.16" } }, "CIN3": { "hide_name": 0, "bits": [ 319 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:875.11-875.15" } }, "CIN30": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:848.11-848.16" } }, "CIN31": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:847.11-847.16" } }, "CIN32": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:846.11-846.16" } }, "CIN33": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:845.11-845.16" } }, "CIN34": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:844.11-844.16" } }, "CIN35": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:843.11-843.16" } }, "CIN36": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:842.11-842.16" } }, "CIN37": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:841.11-841.16" } }, "CIN38": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:840.11-840.16" } }, "CIN39": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:839.11-839.16" } }, "CIN4": { "hide_name": 0, "bits": [ 318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:874.11-874.15" } }, "CIN40": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:838.11-838.16" } }, "CIN41": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:837.11-837.16" } }, "CIN42": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:836.11-836.16" } }, "CIN43": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:835.11-835.16" } }, "CIN44": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:834.11-834.16" } }, "CIN45": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:833.11-833.16" } }, "CIN46": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:832.11-832.16" } }, "CIN47": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:831.11-831.16" } }, "CIN48": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:830.11-830.16" } }, "CIN49": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:829.11-829.16" } }, "CIN5": { "hide_name": 0, "bits": [ 317 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:873.11-873.15" } }, "CIN50": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:828.11-828.16" } }, "CIN51": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:827.11-827.16" } }, "CIN52": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:826.11-826.16" } }, "CIN53": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:825.11-825.16" } }, "CIN6": { "hide_name": 0, "bits": [ 316 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:872.11-872.15" } }, "CIN7": { "hide_name": 0, "bits": [ 315 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:871.11-871.15" } }, "CIN8": { "hide_name": 0, "bits": [ 314 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:870.11-870.15" } }, "CIN9": { "hide_name": 0, "bits": [ 313 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:869.11-869.15" } }, "CLK0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:565.11-565.15" } }, "CLK1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:564.11-564.15" } }, "CLK2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:563.11-563.15" } }, "CLK3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:562.11-562.15" } }, "CO0": { "hide_name": 0, "bits": [ 441 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:997.12-997.15" } }, "CO1": { "hide_name": 0, "bits": [ 440 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:996.12-996.15" } }, "CO10": { "hide_name": 0, "bits": [ 431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:987.12-987.16" } }, "CO11": { "hide_name": 0, "bits": [ 430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:986.12-986.16" } }, "CO12": { "hide_name": 0, "bits": [ 429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:985.12-985.16" } }, "CO13": { "hide_name": 0, "bits": [ 428 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:984.12-984.16" } }, "CO14": { "hide_name": 0, "bits": [ 427 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:983.12-983.16" } }, "CO15": { "hide_name": 0, "bits": [ 426 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:982.12-982.16" } }, "CO16": { "hide_name": 0, "bits": [ 425 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:981.12-981.16" } }, "CO17": { "hide_name": 0, "bits": [ 424 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:980.12-980.16" } }, "CO18": { "hide_name": 0, "bits": [ 423 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:979.12-979.16" } }, "CO19": { "hide_name": 0, "bits": [ 422 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:978.12-978.16" } }, "CO2": { "hide_name": 0, "bits": [ 439 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:995.12-995.15" } }, "CO20": { "hide_name": 0, "bits": [ 421 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:977.12-977.16" } }, "CO21": { "hide_name": 0, "bits": [ 420 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:976.12-976.16" } }, "CO22": { "hide_name": 0, "bits": [ 419 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:975.12-975.16" } }, "CO23": { "hide_name": 0, "bits": [ 418 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:974.12-974.16" } }, "CO24": { "hide_name": 0, "bits": [ 417 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:973.12-973.16" } }, "CO25": { "hide_name": 0, "bits": [ 416 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:972.12-972.16" } }, "CO26": { "hide_name": 0, "bits": [ 415 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:971.12-971.16" } }, "CO27": { "hide_name": 0, "bits": [ 414 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:970.12-970.16" } }, "CO28": { "hide_name": 0, "bits": [ 413 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:969.12-969.16" } }, "CO29": { "hide_name": 0, "bits": [ 412 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:968.12-968.16" } }, "CO3": { "hide_name": 0, "bits": [ 438 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:994.12-994.15" } }, "CO30": { "hide_name": 0, "bits": [ 411 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:967.12-967.16" } }, "CO31": { "hide_name": 0, "bits": [ 410 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:966.12-966.16" } }, "CO32": { "hide_name": 0, "bits": [ 409 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:965.12-965.16" } }, "CO33": { "hide_name": 0, "bits": [ 408 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:964.12-964.16" } }, "CO34": { "hide_name": 0, "bits": [ 407 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:963.12-963.16" } }, "CO35": { "hide_name": 0, "bits": [ 406 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:962.12-962.16" } }, "CO36": { "hide_name": 0, "bits": [ 405 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:961.12-961.16" } }, "CO37": { "hide_name": 0, "bits": [ 404 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:960.12-960.16" } }, "CO38": { "hide_name": 0, "bits": [ 403 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:959.12-959.16" } }, "CO39": { "hide_name": 0, "bits": [ 402 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:958.12-958.16" } }, "CO4": { "hide_name": 0, "bits": [ 437 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:993.12-993.15" } }, "CO40": { "hide_name": 0, "bits": [ 401 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:957.12-957.16" } }, "CO41": { "hide_name": 0, "bits": [ 400 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:956.12-956.16" } }, "CO42": { "hide_name": 0, "bits": [ 399 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:955.12-955.16" } }, "CO43": { "hide_name": 0, "bits": [ 398 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:954.12-954.16" } }, "CO44": { "hide_name": 0, "bits": [ 397 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:953.12-953.16" } }, "CO45": { "hide_name": 0, "bits": [ 396 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:952.12-952.16" } }, "CO46": { "hide_name": 0, "bits": [ 395 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:951.12-951.16" } }, "CO47": { "hide_name": 0, "bits": [ 394 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:950.12-950.16" } }, "CO48": { "hide_name": 0, "bits": [ 393 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:949.12-949.16" } }, "CO49": { "hide_name": 0, "bits": [ 392 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:948.12-948.16" } }, "CO5": { "hide_name": 0, "bits": [ 436 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:992.12-992.15" } }, "CO50": { "hide_name": 0, "bits": [ 391 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:947.12-947.16" } }, "CO51": { "hide_name": 0, "bits": [ 390 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:946.12-946.16" } }, "CO52": { "hide_name": 0, "bits": [ 389 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:945.12-945.16" } }, "CO53": { "hide_name": 0, "bits": [ 388 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:944.12-944.16" } }, "CO6": { "hide_name": 0, "bits": [ 435 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:991.12-991.15" } }, "CO7": { "hide_name": 0, "bits": [ 434 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:990.12-990.15" } }, "CO8": { "hide_name": 0, "bits": [ 433 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:989.12-989.15" } }, "CO9": { "hide_name": 0, "bits": [ 432 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:988.12-988.15" } }, "EQOM": { "hide_name": 0, "bits": [ 444 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1000.12-1000.16" } }, "EQPAT": { "hide_name": 0, "bits": [ 445 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1001.12-1001.17" } }, "EQPATB": { "hide_name": 0, "bits": [ 446 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1002.12-1002.18" } }, "EQZ": { "hide_name": 0, "bits": [ 442 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:998.12-998.15" } }, "EQZM": { "hide_name": 0, "bits": [ 443 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:999.12-999.16" } }, "MA0": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:788.11-788.14" } }, "MA1": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:787.11-787.14" } }, "MA10": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:778.11-778.15" } }, "MA11": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:777.11-777.15" } }, "MA12": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:776.11-776.15" } }, "MA13": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:775.11-775.15" } }, "MA14": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:774.11-774.15" } }, "MA15": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:773.11-773.15" } }, "MA16": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:772.11-772.15" } }, "MA17": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:771.11-771.15" } }, "MA18": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:770.11-770.15" } }, "MA19": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:769.11-769.15" } }, "MA2": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:786.11-786.14" } }, "MA20": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:768.11-768.15" } }, "MA21": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:767.11-767.15" } }, "MA22": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:766.11-766.15" } }, "MA23": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:765.11-765.15" } }, "MA24": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:764.11-764.15" } }, "MA25": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:763.11-763.15" } }, "MA26": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:762.11-762.15" } }, "MA27": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:761.11-761.15" } }, "MA28": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:760.11-760.15" } }, "MA29": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:759.11-759.15" } }, "MA3": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:785.11-785.14" } }, "MA30": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:758.11-758.15" } }, "MA31": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:757.11-757.15" } }, "MA32": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:756.11-756.15" } }, "MA33": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:755.11-755.15" } }, "MA34": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:754.11-754.15" } }, "MA35": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:753.11-753.15" } }, "MA4": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:784.11-784.14" } }, "MA5": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:783.11-783.14" } }, "MA6": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:782.11-782.14" } }, "MA7": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:781.11-781.14" } }, "MA8": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:780.11-780.14" } }, "MA9": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:779.11-779.14" } }, "MB0": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:824.11-824.14" } }, "MB1": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:823.11-823.14" } }, "MB10": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:814.11-814.15" } }, "MB11": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:813.11-813.15" } }, "MB12": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:812.11-812.15" } }, "MB13": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:811.11-811.15" } }, "MB14": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:810.11-810.15" } }, "MB15": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:809.11-809.15" } }, "MB16": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:808.11-808.15" } }, "MB17": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:807.11-807.15" } }, "MB18": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:806.11-806.15" } }, "MB19": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:805.11-805.15" } }, "MB2": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:822.11-822.14" } }, "MB20": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:804.11-804.15" } }, "MB21": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:803.11-803.15" } }, "MB22": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:802.11-802.15" } }, "MB23": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:801.11-801.15" } }, "MB24": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:800.11-800.15" } }, "MB25": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:799.11-799.15" } }, "MB26": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:798.11-798.15" } }, "MB27": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:797.11-797.15" } }, "MB28": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:796.11-796.15" } }, "MB29": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:795.11-795.15" } }, "MB3": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:821.11-821.14" } }, "MB30": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:794.11-794.15" } }, "MB31": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:793.11-793.15" } }, "MB32": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:792.11-792.15" } }, "MB33": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:791.11-791.15" } }, "MB34": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:790.11-790.15" } }, "MB35": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:789.11-789.15" } }, "MB4": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:820.11-820.14" } }, "MB5": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:819.11-819.14" } }, "MB6": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:818.11-818.14" } }, "MB7": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:817.11-817.14" } }, "MB8": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:816.11-816.14" } }, "MB9": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:815.11-815.14" } }, "OP0": { "hide_name": 0, "bits": [ 333 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:889.11-889.14" } }, "OP1": { "hide_name": 0, "bits": [ 332 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:888.11-888.14" } }, "OP10": { "hide_name": 0, "bits": [ 323 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:879.11-879.15" } }, "OP2": { "hide_name": 0, "bits": [ 331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:887.11-887.14" } }, "OP3": { "hide_name": 0, "bits": [ 330 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:886.11-886.14" } }, "OP4": { "hide_name": 0, "bits": [ 329 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:885.11-885.14" } }, "OP5": { "hide_name": 0, "bits": [ 328 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:884.11-884.14" } }, "OP6": { "hide_name": 0, "bits": [ 327 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:883.11-883.14" } }, "OP7": { "hide_name": 0, "bits": [ 326 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:882.11-882.14" } }, "OP8": { "hide_name": 0, "bits": [ 325 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:881.11-881.14" } }, "OP9": { "hide_name": 0, "bits": [ 324 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:880.11-880.14" } }, "OVER": { "hide_name": 0, "bits": [ 447 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1003.12-1003.16" } }, "OVERUNDER": { "hide_name": 0, "bits": [ 449 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1005.12-1005.21" } }, "R0": { "hide_name": 0, "bits": [ 387 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:943.12-943.14" } }, "R1": { "hide_name": 0, "bits": [ 386 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:942.12-942.14" } }, "R10": { "hide_name": 0, "bits": [ 377 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:933.12-933.15" } }, "R11": { "hide_name": 0, "bits": [ 376 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:932.12-932.15" } }, "R12": { "hide_name": 0, "bits": [ 375 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:931.12-931.15" } }, "R13": { "hide_name": 0, "bits": [ 374 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:930.12-930.15" } }, "R14": { "hide_name": 0, "bits": [ 373 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:929.12-929.15" } }, "R15": { "hide_name": 0, "bits": [ 372 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:928.12-928.15" } }, "R16": { "hide_name": 0, "bits": [ 371 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:927.12-927.15" } }, "R17": { "hide_name": 0, "bits": [ 370 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:926.12-926.15" } }, "R18": { "hide_name": 0, "bits": [ 369 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:925.12-925.15" } }, "R19": { "hide_name": 0, "bits": [ 368 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:924.12-924.15" } }, "R2": { "hide_name": 0, "bits": [ 385 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:941.12-941.14" } }, "R20": { "hide_name": 0, "bits": [ 367 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:923.12-923.15" } }, "R21": { "hide_name": 0, "bits": [ 366 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:922.12-922.15" } }, "R22": { "hide_name": 0, "bits": [ 365 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:921.12-921.15" } }, "R23": { "hide_name": 0, "bits": [ 364 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:920.12-920.15" } }, "R24": { "hide_name": 0, "bits": [ 363 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:919.12-919.15" } }, "R25": { "hide_name": 0, "bits": [ 362 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:918.12-918.15" } }, "R26": { "hide_name": 0, "bits": [ 361 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:917.12-917.15" } }, "R27": { "hide_name": 0, "bits": [ 360 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:916.12-916.15" } }, "R28": { "hide_name": 0, "bits": [ 359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:915.12-915.15" } }, "R29": { "hide_name": 0, "bits": [ 358 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:914.12-914.15" } }, "R3": { "hide_name": 0, "bits": [ 384 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:940.12-940.14" } }, "R30": { "hide_name": 0, "bits": [ 357 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:913.12-913.15" } }, "R31": { "hide_name": 0, "bits": [ 356 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:912.12-912.15" } }, "R32": { "hide_name": 0, "bits": [ 355 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:911.12-911.15" } }, "R33": { "hide_name": 0, "bits": [ 354 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:910.12-910.15" } }, "R34": { "hide_name": 0, "bits": [ 353 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:909.12-909.15" } }, "R35": { "hide_name": 0, "bits": [ 352 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:908.12-908.15" } }, "R36": { "hide_name": 0, "bits": [ 351 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:907.12-907.15" } }, "R37": { "hide_name": 0, "bits": [ 350 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:906.12-906.15" } }, "R38": { "hide_name": 0, "bits": [ 349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:905.12-905.15" } }, "R39": { "hide_name": 0, "bits": [ 348 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:904.12-904.15" } }, "R4": { "hide_name": 0, "bits": [ 383 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:939.12-939.14" } }, "R40": { "hide_name": 0, "bits": [ 347 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:903.12-903.15" } }, "R41": { "hide_name": 0, "bits": [ 346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:902.12-902.15" } }, "R42": { "hide_name": 0, "bits": [ 345 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:901.12-901.15" } }, "R43": { "hide_name": 0, "bits": [ 344 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:900.12-900.15" } }, "R44": { "hide_name": 0, "bits": [ 343 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:899.12-899.15" } }, "R45": { "hide_name": 0, "bits": [ 342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:898.12-898.15" } }, "R46": { "hide_name": 0, "bits": [ 341 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:897.12-897.15" } }, "R47": { "hide_name": 0, "bits": [ 340 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:896.12-896.15" } }, "R48": { "hide_name": 0, "bits": [ 339 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:895.12-895.15" } }, "R49": { "hide_name": 0, "bits": [ 338 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:894.12-894.15" } }, "R5": { "hide_name": 0, "bits": [ 382 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:938.12-938.14" } }, "R50": { "hide_name": 0, "bits": [ 337 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:893.12-893.15" } }, "R51": { "hide_name": 0, "bits": [ 336 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:892.12-892.15" } }, "R52": { "hide_name": 0, "bits": [ 335 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:891.12-891.15" } }, "R53": { "hide_name": 0, "bits": [ 334 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:890.12-890.15" } }, "R6": { "hide_name": 0, "bits": [ 381 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:937.12-937.14" } }, "R7": { "hide_name": 0, "bits": [ 380 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:936.12-936.14" } }, "R8": { "hide_name": 0, "bits": [ 379 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:935.12-935.14" } }, "R9": { "hide_name": 0, "bits": [ 378 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:934.12-934.14" } }, "RST0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:569.11-569.15" } }, "RST1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:568.11-568.15" } }, "RST2": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:567.11-567.15" } }, "RST3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:566.11-566.15" } }, "SIGNEDCIN": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:572.11-572.20" } }, "SIGNEDIA": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:570.11-570.19" } }, "SIGNEDIB": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:571.11-571.19" } }, "SIGNEDR": { "hide_name": 0, "bits": [ 450 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1006.12-1006.19" } }, "UNDER": { "hide_name": 0, "bits": [ 448 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1004.12-1004.17" } } } }, "BB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.1-10.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.68-10.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.20-10.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.34-10.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:10.23-10.24" } } } }, "BBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.1-12.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.68-12.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.20-12.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.34-12.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:12.23-12.24" } } } }, "BBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.1-11.179" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.68-11.69" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.20-11.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.34-11.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:11.23-11.24" } } } }, "CCU2C": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000000101", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10" }, "parameter_default_values": { "INIT0": "0000000000000000", "INIT1": "0000000000000000", "INJECT1_0": "YES", "INJECT1_1": "YES" }, "ports": { "CIN": { "direction": "input", "bits": [ 2 ] }, "A0": { "direction": "input", "bits": [ 3 ] }, "B0": { "direction": "input", "bits": [ 4 ] }, "C0": { "direction": "input", "bits": [ 5 ] }, "D0": { "direction": "input", "bits": [ 6 ] }, "A1": { "direction": "input", "bits": [ 7 ] }, "B1": { "direction": "input", "bits": [ 8 ] }, "C1": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "S0": { "direction": "output", "bits": [ 11 ] }, "S1": { "direction": "output", "bits": [ 12 ] }, "COUT": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11" } }, "A1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27" } }, "B0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15" } }, "B1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31" } }, "C0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19" } }, "C1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35" } }, "CIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12" } }, "COUT": { "hide_name": 0, "bits": [ 13 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "D0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39" } }, "S0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11" } }, "S1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15" } } } }, "CLKDIVF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1010.1-1017.10" }, "parameter_default_values": { "DIV": "2.0", "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "ALIGNWD": { "direction": "input", "bits": [ 4 ] }, "CDIVX": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1015.11-1015.18" } }, "CDIVX": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1016.12-1016.17" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1013.11-1013.15" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1014.11-1014.14" } } } }, "DCCA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1043.1-1047.10" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1045.11-1045.13" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1044.11-1044.15" } }, "CLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1046.12-1046.16" } } } }, "DCSC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1032.1-1040.10" }, "parameter_default_values": { "DCSMODE": "POS" }, "ports": { "CLK1": { "direction": "input", "bits": [ 2 ] }, "CLK0": { "direction": "input", "bits": [ 3 ] }, "SEL1": { "direction": "input", "bits": [ 4 ] }, "SEL0": { "direction": "input", "bits": [ 5 ] }, "MODESEL": { "direction": "input", "bits": [ 6 ] }, "DCSOUT": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1035.11-1035.15" } }, "CLK1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1034.11-1034.15" } }, "DCSOUT": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1039.12-1039.18" } }, "MODESEL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1038.11-1038.18" } }, "SEL0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1037.11-1037.15" } }, "SEL1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1036.11-1036.15" } } } }, "DCUA": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1456.1-2032.10" }, "parameter_default_values": { "CH0_AUTO_CALIB_EN": "DONTCARE", "CH0_AUTO_FACQ_EN": "DONTCARE", "CH0_BAND_THRESHOLD": "DONTCARE", "CH0_CALIB_CK_MODE": "DONTCARE", "CH0_CC_MATCH_1": "DONTCARE", "CH0_CC_MATCH_2": "DONTCARE", "CH0_CC_MATCH_3": "DONTCARE", "CH0_CC_MATCH_4": "DONTCARE", "CH0_CDR_CNT4SEL": "DONTCARE", "CH0_CDR_CNT8SEL": "DONTCARE", "CH0_CDR_MAX_RATE": "DONTCARE", "CH0_CTC_BYPASS": "DONTCARE", "CH0_DCOATDCFG": "DONTCARE", "CH0_DCOATDDLY": "DONTCARE", "CH0_DCOBYPSATD": "DONTCARE", "CH0_DCOCALDIV": "DONTCARE", "CH0_DCOCTLGI": "DONTCARE", "CH0_DCODISBDAVOID": "DONTCARE", "CH0_DCOFLTDAC": "DONTCARE", "CH0_DCOFTNRG": "DONTCARE", "CH0_DCOIOSTUNE": "DONTCARE", "CH0_DCOITUNE": "DONTCARE", "CH0_DCOITUNE4LSB": "DONTCARE", "CH0_DCOIUPDNX2": "DONTCARE", "CH0_DCONUOFLSB": "DONTCARE", "CH0_DCOSCALEI": "DONTCARE", "CH0_DCOSTARTVAL": "DONTCARE", "CH0_DCOSTEP": "DONTCARE", "CH0_DEC_BYPASS": "DONTCARE", "CH0_ENABLE_CG_ALIGN": "DONTCARE", "CH0_ENC_BYPASS": "DONTCARE", "CH0_FF_RX_F_CLK_DIS": "DONTCARE", "CH0_FF_RX_H_CLK_EN": "DONTCARE", "CH0_FF_TX_F_CLK_DIS": "DONTCARE", "CH0_FF_TX_H_CLK_EN": "DONTCARE", "CH0_GE_AN_ENABLE": "DONTCARE", "CH0_INVERT_RX": "DONTCARE", "CH0_INVERT_TX": "DONTCARE", "CH0_LDR_CORE2TX_SEL": "DONTCARE", "CH0_LDR_RX2CORE_SEL": "DONTCARE", "CH0_LEQ_OFFSET_SEL": "DONTCARE", "CH0_LEQ_OFFSET_TRIM": "DONTCARE", "CH0_LSM_DISABLE": "DONTCARE", "CH0_MATCH_2_ENABLE": "DONTCARE", "CH0_MATCH_4_ENABLE": "DONTCARE", "CH0_MIN_IPG_CNT": "DONTCARE", "CH0_PCIE_EI_EN": "DONTCARE", "CH0_PCIE_MODE": "DONTCARE", "CH0_PCS_DET_TIME_SEL": "DONTCARE", "CH0_PDEN_SEL": "DONTCARE", "CH0_PRBS_ENABLE": "DONTCARE", "CH0_PRBS_LOCK": "DONTCARE", "CH0_PRBS_SELECTION": "DONTCARE", "CH0_PROTOCOL": "DONTCARE", "CH0_RATE_MODE_RX": "DONTCARE", "CH0_RATE_MODE_TX": "DONTCARE", "CH0_RCV_DCC_EN": "DONTCARE", "CH0_REG_BAND_OFFSET": "DONTCARE", "CH0_REG_BAND_SEL": "DONTCARE", "CH0_REG_IDAC_EN": "DONTCARE", "CH0_REG_IDAC_SEL": "DONTCARE", "CH0_REQ_EN": "DONTCARE", "CH0_REQ_LVL_SET": "DONTCARE", "CH0_RIO_MODE": "DONTCARE", "CH0_RLOS_SEL": "DONTCARE", "CH0_RPWDNB": "DONTCARE", "CH0_RTERM_RX": "DONTCARE", "CH0_RTERM_TX": "DONTCARE", "CH0_RXIN_CM": "DONTCARE", "CH0_RXTERM_CM": "DONTCARE", "CH0_RX_DCO_CK_DIV": "DONTCARE", "CH0_RX_DIV11_SEL": "DONTCARE", "CH0_RX_GEAR_BYPASS": "DONTCARE", "CH0_RX_GEAR_MODE": "DONTCARE", "CH0_RX_LOS_CEQ": "DONTCARE", "CH0_RX_LOS_EN": "DONTCARE", "CH0_RX_LOS_HYST_EN": "DONTCARE", "CH0_RX_LOS_LVL": "DONTCARE", "CH0_RX_RATE_SEL": "DONTCARE", "CH0_RX_SB_BYPASS": "DONTCARE", "CH0_SB_BYPASS": "DONTCARE", "CH0_SEL_SD_RX_CLK": "DONTCARE", "CH0_TDRV_DAT_SEL": "DONTCARE", "CH0_TDRV_POST_EN": "DONTCARE", "CH0_TDRV_PRE_EN": "DONTCARE", "CH0_TDRV_SLICE0_CUR": "DONTCARE", "CH0_TDRV_SLICE0_SEL": "DONTCARE", "CH0_TDRV_SLICE1_CUR": "DONTCARE", "CH0_TDRV_SLICE1_SEL": "DONTCARE", "CH0_TDRV_SLICE2_CUR": "DONTCARE", "CH0_TDRV_SLICE2_SEL": "DONTCARE", "CH0_TDRV_SLICE3_CUR": "DONTCARE", "CH0_TDRV_SLICE3_SEL": "DONTCARE", "CH0_TDRV_SLICE4_CUR": "DONTCARE", "CH0_TDRV_SLICE4_SEL": "DONTCARE", "CH0_TDRV_SLICE5_CUR": "DONTCARE", "CH0_TDRV_SLICE5_SEL": "DONTCARE", "CH0_TPWDNB": "DONTCARE", "CH0_TXAMPLITUDE": "DONTCARE", "CH0_TXDEPOST": "DONTCARE", "CH0_TXDEPRE": "DONTCARE", "CH0_TX_CM_SEL": "DONTCARE", "CH0_TX_DIV11_SEL": "DONTCARE", "CH0_TX_GEAR_BYPASS": "DONTCARE", "CH0_TX_GEAR_MODE": "DONTCARE", "CH0_TX_POST_SIGN": "DONTCARE", "CH0_TX_PRE_SIGN": "DONTCARE", "CH0_UC_MODE": "DONTCARE", "CH0_UDF_COMMA_A": "DONTCARE", "CH0_UDF_COMMA_B": "DONTCARE", "CH0_UDF_COMMA_MASK": "DONTCARE", "CH0_WA_BYPASS": "DONTCARE", "CH0_WA_MODE": "DONTCARE", "CH1_AUTO_CALIB_EN": "DONTCARE", "CH1_AUTO_FACQ_EN": "DONTCARE", "CH1_BAND_THRESHOLD": "DONTCARE", "CH1_CALIB_CK_MODE": "DONTCARE", "CH1_CC_MATCH_1": "DONTCARE", "CH1_CC_MATCH_2": "DONTCARE", "CH1_CC_MATCH_3": "DONTCARE", "CH1_CC_MATCH_4": "DONTCARE", "CH1_CDR_CNT4SEL": "DONTCARE", "CH1_CDR_CNT8SEL": "DONTCARE", "CH1_CDR_MAX_RATE": "DONTCARE", "CH1_CTC_BYPASS": "DONTCARE", "CH1_DCOATDCFG": "DONTCARE", "CH1_DCOATDDLY": "DONTCARE", "CH1_DCOBYPSATD": "DONTCARE", "CH1_DCOCALDIV": "DONTCARE", "CH1_DCOCTLGI": "DONTCARE", "CH1_DCODISBDAVOID": "DONTCARE", "CH1_DCOFLTDAC": "DONTCARE", "CH1_DCOFTNRG": "DONTCARE", "CH1_DCOIOSTUNE": "DONTCARE", "CH1_DCOITUNE": "DONTCARE", "CH1_DCOITUNE4LSB": "DONTCARE", "CH1_DCOIUPDNX2": "DONTCARE", "CH1_DCONUOFLSB": "DONTCARE", "CH1_DCOSCALEI": "DONTCARE", "CH1_DCOSTARTVAL": "DONTCARE", "CH1_DCOSTEP": "DONTCARE", "CH1_DEC_BYPASS": "DONTCARE", "CH1_ENABLE_CG_ALIGN": "DONTCARE", "CH1_ENC_BYPASS": "DONTCARE", "CH1_FF_RX_F_CLK_DIS": "DONTCARE", "CH1_FF_RX_H_CLK_EN": "DONTCARE", "CH1_FF_TX_F_CLK_DIS": "DONTCARE", "CH1_FF_TX_H_CLK_EN": "DONTCARE", "CH1_GE_AN_ENABLE": "DONTCARE", "CH1_INVERT_RX": "DONTCARE", "CH1_INVERT_TX": "DONTCARE", "CH1_LDR_CORE2TX_SEL": "DONTCARE", "CH1_LDR_RX2CORE_SEL": "DONTCARE", "CH1_LEQ_OFFSET_SEL": "DONTCARE", "CH1_LEQ_OFFSET_TRIM": "DONTCARE", "CH1_LSM_DISABLE": "DONTCARE", "CH1_MATCH_2_ENABLE": "DONTCARE", "CH1_MATCH_4_ENABLE": "DONTCARE", "CH1_MIN_IPG_CNT": "DONTCARE", "CH1_PCIE_EI_EN": "DONTCARE", "CH1_PCIE_MODE": "DONTCARE", "CH1_PCS_DET_TIME_SEL": "DONTCARE", "CH1_PDEN_SEL": "DONTCARE", "CH1_PRBS_ENABLE": "DONTCARE", "CH1_PRBS_LOCK": "DONTCARE", "CH1_PRBS_SELECTION": "DONTCARE", "CH1_PROTOCOL": "DONTCARE", "CH1_RATE_MODE_RX": "DONTCARE", "CH1_RATE_MODE_TX": "DONTCARE", "CH1_RCV_DCC_EN": "DONTCARE", "CH1_REG_BAND_OFFSET": "DONTCARE", "CH1_REG_BAND_SEL": "DONTCARE", "CH1_REG_IDAC_EN": "DONTCARE", "CH1_REG_IDAC_SEL": "DONTCARE", "CH1_REQ_EN": "DONTCARE", "CH1_REQ_LVL_SET": "DONTCARE", "CH1_RIO_MODE": "DONTCARE", "CH1_RLOS_SEL": "DONTCARE", "CH1_RPWDNB": "DONTCARE", "CH1_RTERM_RX": "DONTCARE", "CH1_RTERM_TX": "DONTCARE", "CH1_RXIN_CM": "DONTCARE", "CH1_RXTERM_CM": "DONTCARE", "CH1_RX_DCO_CK_DIV": "DONTCARE", "CH1_RX_DIV11_SEL": "DONTCARE", "CH1_RX_GEAR_BYPASS": "DONTCARE", "CH1_RX_GEAR_MODE": "DONTCARE", "CH1_RX_LOS_CEQ": "DONTCARE", "CH1_RX_LOS_EN": "DONTCARE", "CH1_RX_LOS_HYST_EN": "DONTCARE", "CH1_RX_LOS_LVL": "DONTCARE", "CH1_RX_RATE_SEL": "DONTCARE", "CH1_RX_SB_BYPASS": "DONTCARE", "CH1_SB_BYPASS": "DONTCARE", "CH1_SEL_SD_RX_CLK": "DONTCARE", "CH1_TDRV_DAT_SEL": "DONTCARE", "CH1_TDRV_POST_EN": "DONTCARE", "CH1_TDRV_PRE_EN": "DONTCARE", "CH1_TDRV_SLICE0_CUR": "DONTCARE", "CH1_TDRV_SLICE0_SEL": "DONTCARE", "CH1_TDRV_SLICE1_CUR": "DONTCARE", "CH1_TDRV_SLICE1_SEL": "DONTCARE", "CH1_TDRV_SLICE2_CUR": "DONTCARE", "CH1_TDRV_SLICE2_SEL": "DONTCARE", "CH1_TDRV_SLICE3_CUR": "DONTCARE", "CH1_TDRV_SLICE3_SEL": "DONTCARE", "CH1_TDRV_SLICE4_CUR": "DONTCARE", "CH1_TDRV_SLICE4_SEL": "DONTCARE", "CH1_TDRV_SLICE5_CUR": "DONTCARE", "CH1_TDRV_SLICE5_SEL": "DONTCARE", "CH1_TPWDNB": "DONTCARE", "CH1_TXAMPLITUDE": "DONTCARE", "CH1_TXDEPOST": "DONTCARE", "CH1_TXDEPRE": "DONTCARE", "CH1_TX_CM_SEL": "DONTCARE", "CH1_TX_DIV11_SEL": "DONTCARE", "CH1_TX_GEAR_BYPASS": "DONTCARE", "CH1_TX_GEAR_MODE": "DONTCARE", "CH1_TX_POST_SIGN": "DONTCARE", "CH1_TX_PRE_SIGN": "DONTCARE", "CH1_UC_MODE": "DONTCARE", "CH1_UDF_COMMA_A": "DONTCARE", "CH1_UDF_COMMA_B": "DONTCARE", "CH1_UDF_COMMA_MASK": "DONTCARE", "CH1_WA_BYPASS": "DONTCARE", "CH1_WA_MODE": "DONTCARE", "D_BITCLK_FROM_ND_EN": "DONTCARE", "D_BITCLK_LOCAL_EN": "DONTCARE", "D_BITCLK_ND_EN": "DONTCARE", "D_BUS8BIT_SEL": "DONTCARE", "D_CDR_LOL_SET": "DONTCARE", "D_CMUSETBIASI": "DONTCARE", "D_CMUSETI4CPP": "DONTCARE", "D_CMUSETI4CPZ": "DONTCARE", "D_CMUSETI4VCO": "DONTCARE", "D_CMUSETICP4P": "DONTCARE", "D_CMUSETICP4Z": "DONTCARE", "D_CMUSETINITVCT": "DONTCARE", "D_CMUSETISCL4VCO": "DONTCARE", "D_CMUSETP1GM": "DONTCARE", "D_CMUSETP2AGM": "DONTCARE", "D_CMUSETZGM": "DONTCARE", "D_DCO_CALIB_TIME_SEL": "DONTCARE", "D_HIGH_MARK": "DONTCARE", "D_IB_PWDNB": "DONTCARE", "D_ISETLOS": "DONTCARE", "D_LOW_MARK": "DONTCARE", "D_MACROPDB": "DONTCARE", "D_PD_ISET": "DONTCARE", "D_PLL_LOL_SET": "DONTCARE", "D_REFCK_MODE": "DONTCARE", "D_REQ_ISET": "DONTCARE", "D_RG_EN": "DONTCARE", "D_RG_SET": "DONTCARE", "D_SETICONST_AUX": "DONTCARE", "D_SETICONST_CH": "DONTCARE", "D_SETIRPOLY_AUX": "DONTCARE", "D_SETIRPOLY_CH": "DONTCARE", "D_SETPLLRC": "DONTCARE", "D_SYNC_LOCAL_EN": "DONTCARE", "D_SYNC_ND_EN": "DONTCARE", "D_TXPLL_PWDNB": "DONTCARE", "D_TX_MAX_RATE": "DONTCARE", "D_TX_VCO_CK_DIV": "DONTCARE", "D_XGE_MODE": "DONTCARE" }, "ports": { "CH0_HDINP": { "direction": "input", "bits": [ 2 ] }, "CH1_HDINP": { "direction": "input", "bits": [ 3 ] }, "CH0_HDINN": { "direction": "input", "bits": [ 4 ] }, "CH1_HDINN": { "direction": "input", "bits": [ 5 ] }, "D_TXBIT_CLKP_FROM_ND": { "direction": "input", "bits": [ 6 ] }, "D_TXBIT_CLKN_FROM_ND": { "direction": "input", "bits": [ 7 ] }, "D_SYNC_ND": { "direction": "input", "bits": [ 8 ] }, "D_TXPLL_LOL_FROM_ND": { "direction": "input", "bits": [ 9 ] }, "CH0_RX_REFCLK": { "direction": "input", "bits": [ 10 ] }, "CH1_RX_REFCLK": { "direction": "input", "bits": [ 11 ] }, "CH0_FF_RXI_CLK": { "direction": "input", "bits": [ 12 ] }, "CH1_FF_RXI_CLK": { "direction": "input", "bits": [ 13 ] }, "CH0_FF_TXI_CLK": { "direction": "input", "bits": [ 14 ] }, "CH1_FF_TXI_CLK": { "direction": "input", "bits": [ 15 ] }, "CH0_FF_EBRD_CLK": { "direction": "input", "bits": [ 16 ] }, "CH1_FF_EBRD_CLK": { "direction": "input", "bits": [ 17 ] }, "CH0_FF_TX_D_0": { "direction": "input", "bits": [ 18 ] }, "CH1_FF_TX_D_0": { "direction": "input", "bits": [ 19 ] }, "CH0_FF_TX_D_1": { "direction": "input", "bits": [ 20 ] }, "CH1_FF_TX_D_1": { "direction": "input", "bits": [ 21 ] }, "CH0_FF_TX_D_2": { "direction": "input", "bits": [ 22 ] }, "CH1_FF_TX_D_2": { "direction": "input", "bits": [ 23 ] }, "CH0_FF_TX_D_3": { "direction": "input", "bits": [ 24 ] }, "CH1_FF_TX_D_3": { "direction": "input", "bits": [ 25 ] }, "CH0_FF_TX_D_4": { "direction": "input", "bits": [ 26 ] }, "CH1_FF_TX_D_4": { "direction": "input", "bits": [ 27 ] }, "CH0_FF_TX_D_5": { "direction": "input", "bits": [ 28 ] }, "CH1_FF_TX_D_5": { "direction": "input", "bits": [ 29 ] }, "CH0_FF_TX_D_6": { "direction": "input", "bits": [ 30 ] }, "CH1_FF_TX_D_6": { "direction": "input", "bits": [ 31 ] }, "CH0_FF_TX_D_7": { "direction": "input", "bits": [ 32 ] }, "CH1_FF_TX_D_7": { "direction": "input", "bits": [ 33 ] }, "CH0_FF_TX_D_8": { "direction": "input", "bits": [ 34 ] }, "CH1_FF_TX_D_8": { "direction": "input", "bits": [ 35 ] }, "CH0_FF_TX_D_9": { "direction": "input", "bits": [ 36 ] }, "CH1_FF_TX_D_9": { "direction": "input", "bits": [ 37 ] }, "CH0_FF_TX_D_10": { "direction": "input", "bits": [ 38 ] }, "CH1_FF_TX_D_10": { "direction": "input", "bits": [ 39 ] }, "CH0_FF_TX_D_11": { "direction": "input", "bits": [ 40 ] }, "CH1_FF_TX_D_11": { "direction": "input", "bits": [ 41 ] }, "CH0_FF_TX_D_12": { "direction": "input", "bits": [ 42 ] }, "CH1_FF_TX_D_12": { "direction": "input", "bits": [ 43 ] }, "CH0_FF_TX_D_13": { "direction": "input", "bits": [ 44 ] }, "CH1_FF_TX_D_13": { "direction": "input", "bits": [ 45 ] }, "CH0_FF_TX_D_14": { "direction": "input", "bits": [ 46 ] }, "CH1_FF_TX_D_14": { "direction": "input", "bits": [ 47 ] }, "CH0_FF_TX_D_15": { "direction": "input", "bits": [ 48 ] }, "CH1_FF_TX_D_15": { "direction": "input", "bits": [ 49 ] }, "CH0_FF_TX_D_16": { "direction": "input", "bits": [ 50 ] }, "CH1_FF_TX_D_16": { "direction": "input", "bits": [ 51 ] }, "CH0_FF_TX_D_17": { "direction": "input", "bits": [ 52 ] }, "CH1_FF_TX_D_17": { "direction": "input", "bits": [ 53 ] }, "CH0_FF_TX_D_18": { "direction": "input", "bits": [ 54 ] }, "CH1_FF_TX_D_18": { "direction": "input", "bits": [ 55 ] }, "CH0_FF_TX_D_19": { "direction": "input", "bits": [ 56 ] }, "CH1_FF_TX_D_19": { "direction": "input", "bits": [ 57 ] }, "CH0_FF_TX_D_20": { "direction": "input", "bits": [ 58 ] }, "CH1_FF_TX_D_20": { "direction": "input", "bits": [ 59 ] }, "CH0_FF_TX_D_21": { "direction": "input", "bits": [ 60 ] }, "CH1_FF_TX_D_21": { "direction": "input", "bits": [ 61 ] }, "CH0_FF_TX_D_22": { "direction": "input", "bits": [ 62 ] }, "CH1_FF_TX_D_22": { "direction": "input", "bits": [ 63 ] }, "CH0_FF_TX_D_23": { "direction": "input", "bits": [ 64 ] }, "CH1_FF_TX_D_23": { "direction": "input", "bits": [ 65 ] }, "CH0_FFC_EI_EN": { "direction": "input", "bits": [ 66 ] }, "CH1_FFC_EI_EN": { "direction": "input", "bits": [ 67 ] }, "CH0_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 68 ] }, "CH1_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 69 ] }, "CH0_FFC_PCIE_CT": { "direction": "input", "bits": [ 70 ] }, "CH1_FFC_PCIE_CT": { "direction": "input", "bits": [ 71 ] }, "CH0_FFC_SB_INV_RX": { "direction": "input", "bits": [ 72 ] }, "CH1_FFC_SB_INV_RX": { "direction": "input", "bits": [ 73 ] }, "CH0_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 74 ] }, "CH1_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 75 ] }, "CH0_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 76 ] }, "CH1_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 77 ] }, "CH0_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 78 ] }, "CH1_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 79 ] }, "CH0_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 80 ] }, "CH1_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 81 ] }, "CH0_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 82 ] }, "CH1_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 83 ] }, "CH0_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 84 ] }, "CH1_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 85 ] }, "CH0_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 86 ] }, "CH1_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 87 ] }, "CH0_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 88 ] }, "CH1_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 89 ] }, "CH0_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 90 ] }, "CH1_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 91 ] }, "CH0_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 92 ] }, "CH1_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 93 ] }, "CH0_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 94 ] }, "CH1_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 95 ] }, "CH0_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 96 ] }, "CH1_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 97 ] }, "CH0_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 98 ] }, "CH1_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 99 ] }, "CH0_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 100 ] }, "CH1_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 101 ] }, "CH0_FFC_RRST": { "direction": "input", "bits": [ 102 ] }, "CH1_FFC_RRST": { "direction": "input", "bits": [ 103 ] }, "CH0_FFC_TXPWDNB": { "direction": "input", "bits": [ 104 ] }, "CH1_FFC_TXPWDNB": { "direction": "input", "bits": [ 105 ] }, "CH0_FFC_RXPWDNB": { "direction": "input", "bits": [ 106 ] }, "CH1_FFC_RXPWDNB": { "direction": "input", "bits": [ 107 ] }, "CH0_LDR_CORE2TX": { "direction": "input", "bits": [ 108 ] }, "CH1_LDR_CORE2TX": { "direction": "input", "bits": [ 109 ] }, "D_SCIWDATA0": { "direction": "input", "bits": [ 110 ] }, "D_SCIWDATA1": { "direction": "input", "bits": [ 111 ] }, "D_SCIWDATA2": { "direction": "input", "bits": [ 112 ] }, "D_SCIWDATA3": { "direction": "input", "bits": [ 113 ] }, "D_SCIWDATA4": { "direction": "input", "bits": [ 114 ] }, "D_SCIWDATA5": { "direction": "input", "bits": [ 115 ] }, "D_SCIWDATA6": { "direction": "input", "bits": [ 116 ] }, "D_SCIWDATA7": { "direction": "input", "bits": [ 117 ] }, "D_SCIADDR0": { "direction": "input", "bits": [ 118 ] }, "D_SCIADDR1": { "direction": "input", "bits": [ 119 ] }, "D_SCIADDR2": { "direction": "input", "bits": [ 120 ] }, "D_SCIADDR3": { "direction": "input", "bits": [ 121 ] }, "D_SCIADDR4": { "direction": "input", "bits": [ 122 ] }, "D_SCIADDR5": { "direction": "input", "bits": [ 123 ] }, "D_SCIENAUX": { "direction": "input", "bits": [ 124 ] }, "D_SCISELAUX": { "direction": "input", "bits": [ 125 ] }, "CH0_SCIEN": { "direction": "input", "bits": [ 126 ] }, "CH1_SCIEN": { "direction": "input", "bits": [ 127 ] }, "CH0_SCISEL": { "direction": "input", "bits": [ 128 ] }, "CH1_SCISEL": { "direction": "input", "bits": [ 129 ] }, "D_SCIRD": { "direction": "input", "bits": [ 130 ] }, "D_SCIWSTN": { "direction": "input", "bits": [ 131 ] }, "D_CYAWSTN": { "direction": "input", "bits": [ 132 ] }, "D_FFC_SYNC_TOGGLE": { "direction": "input", "bits": [ 133 ] }, "D_FFC_DUAL_RST": { "direction": "input", "bits": [ 134 ] }, "D_FFC_MACRO_RST": { "direction": "input", "bits": [ 135 ] }, "D_FFC_MACROPDB": { "direction": "input", "bits": [ 136 ] }, "D_FFC_TRST": { "direction": "input", "bits": [ 137 ] }, "CH0_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 138 ] }, "CH1_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 139 ] }, "D_SCAN_ENABLE": { "direction": "input", "bits": [ 140 ] }, "D_SCAN_IN_0": { "direction": "input", "bits": [ 141 ] }, "D_SCAN_IN_1": { "direction": "input", "bits": [ 142 ] }, "D_SCAN_IN_2": { "direction": "input", "bits": [ 143 ] }, "D_SCAN_IN_3": { "direction": "input", "bits": [ 144 ] }, "D_SCAN_IN_4": { "direction": "input", "bits": [ 145 ] }, "D_SCAN_IN_5": { "direction": "input", "bits": [ 146 ] }, "D_SCAN_IN_6": { "direction": "input", "bits": [ 147 ] }, "D_SCAN_IN_7": { "direction": "input", "bits": [ 148 ] }, "D_SCAN_MODE": { "direction": "input", "bits": [ 149 ] }, "D_SCAN_RESET": { "direction": "input", "bits": [ 150 ] }, "D_CIN0": { "direction": "input", "bits": [ 151 ] }, "D_CIN1": { "direction": "input", "bits": [ 152 ] }, "D_CIN2": { "direction": "input", "bits": [ 153 ] }, "D_CIN3": { "direction": "input", "bits": [ 154 ] }, "D_CIN4": { "direction": "input", "bits": [ 155 ] }, "D_CIN5": { "direction": "input", "bits": [ 156 ] }, "D_CIN6": { "direction": "input", "bits": [ 157 ] }, "D_CIN7": { "direction": "input", "bits": [ 158 ] }, "D_CIN8": { "direction": "input", "bits": [ 159 ] }, "D_CIN9": { "direction": "input", "bits": [ 160 ] }, "D_CIN10": { "direction": "input", "bits": [ 161 ] }, "D_CIN11": { "direction": "input", "bits": [ 162 ] }, "CH0_HDOUTP": { "direction": "output", "bits": [ 163 ] }, "CH1_HDOUTP": { "direction": "output", "bits": [ 164 ] }, "CH0_HDOUTN": { "direction": "output", "bits": [ 165 ] }, "CH1_HDOUTN": { "direction": "output", "bits": [ 166 ] }, "D_TXBIT_CLKP_TO_ND": { "direction": "output", "bits": [ 167 ] }, "D_TXBIT_CLKN_TO_ND": { "direction": "output", "bits": [ 168 ] }, "D_SYNC_PULSE2ND": { "direction": "output", "bits": [ 169 ] }, "D_TXPLL_LOL_TO_ND": { "direction": "output", "bits": [ 170 ] }, "CH0_FF_RX_F_CLK": { "direction": "output", "bits": [ 171 ] }, "CH1_FF_RX_F_CLK": { "direction": "output", "bits": [ 172 ] }, "CH0_FF_RX_H_CLK": { "direction": "output", "bits": [ 173 ] }, "CH1_FF_RX_H_CLK": { "direction": "output", "bits": [ 174 ] }, "CH0_FF_TX_F_CLK": { "direction": "output", "bits": [ 175 ] }, "CH1_FF_TX_F_CLK": { "direction": "output", "bits": [ 176 ] }, "CH0_FF_TX_H_CLK": { "direction": "output", "bits": [ 177 ] }, "CH1_FF_TX_H_CLK": { "direction": "output", "bits": [ 178 ] }, "CH0_FF_RX_PCLK": { "direction": "output", "bits": [ 179 ] }, "CH1_FF_RX_PCLK": { "direction": "output", "bits": [ 180 ] }, "CH0_FF_TX_PCLK": { "direction": "output", "bits": [ 181 ] }, "CH1_FF_TX_PCLK": { "direction": "output", "bits": [ 182 ] }, "CH0_FF_RX_D_0": { "direction": "output", "bits": [ 183 ] }, "CH1_FF_RX_D_0": { "direction": "output", "bits": [ 184 ] }, "CH0_FF_RX_D_1": { "direction": "output", "bits": [ 185 ] }, "CH1_FF_RX_D_1": { "direction": "output", "bits": [ 186 ] }, "CH0_FF_RX_D_2": { "direction": "output", "bits": [ 187 ] }, "CH1_FF_RX_D_2": { "direction": "output", "bits": [ 188 ] }, "CH0_FF_RX_D_3": { "direction": "output", "bits": [ 189 ] }, "CH1_FF_RX_D_3": { "direction": "output", "bits": [ 190 ] }, "CH0_FF_RX_D_4": { "direction": "output", "bits": [ 191 ] }, "CH1_FF_RX_D_4": { "direction": "output", "bits": [ 192 ] }, "CH0_FF_RX_D_5": { "direction": "output", "bits": [ 193 ] }, "CH1_FF_RX_D_5": { "direction": "output", "bits": [ 194 ] }, "CH0_FF_RX_D_6": { "direction": "output", "bits": [ 195 ] }, "CH1_FF_RX_D_6": { "direction": "output", "bits": [ 196 ] }, "CH0_FF_RX_D_7": { "direction": "output", "bits": [ 197 ] }, "CH1_FF_RX_D_7": { "direction": "output", "bits": [ 198 ] }, "CH0_FF_RX_D_8": { "direction": "output", "bits": [ 199 ] }, "CH1_FF_RX_D_8": { "direction": "output", "bits": [ 200 ] }, "CH0_FF_RX_D_9": { "direction": "output", "bits": [ 201 ] }, "CH1_FF_RX_D_9": { "direction": "output", "bits": [ 202 ] }, "CH0_FF_RX_D_10": { "direction": "output", "bits": [ 203 ] }, "CH1_FF_RX_D_10": { "direction": "output", "bits": [ 204 ] }, "CH0_FF_RX_D_11": { "direction": "output", "bits": [ 205 ] }, "CH1_FF_RX_D_11": { "direction": "output", "bits": [ 206 ] }, "CH0_FF_RX_D_12": { "direction": "output", "bits": [ 207 ] }, "CH1_FF_RX_D_12": { "direction": "output", "bits": [ 208 ] }, "CH0_FF_RX_D_13": { "direction": "output", "bits": [ 209 ] }, "CH1_FF_RX_D_13": { "direction": "output", "bits": [ 210 ] }, "CH0_FF_RX_D_14": { "direction": "output", "bits": [ 211 ] }, "CH1_FF_RX_D_14": { "direction": "output", "bits": [ 212 ] }, "CH0_FF_RX_D_15": { "direction": "output", "bits": [ 213 ] }, "CH1_FF_RX_D_15": { "direction": "output", "bits": [ 214 ] }, "CH0_FF_RX_D_16": { "direction": "output", "bits": [ 215 ] }, "CH1_FF_RX_D_16": { "direction": "output", "bits": [ 216 ] }, "CH0_FF_RX_D_17": { "direction": "output", "bits": [ 217 ] }, "CH1_FF_RX_D_17": { "direction": "output", "bits": [ 218 ] }, "CH0_FF_RX_D_18": { "direction": "output", "bits": [ 219 ] }, "CH1_FF_RX_D_18": { "direction": "output", "bits": [ 220 ] }, "CH0_FF_RX_D_19": { "direction": "output", "bits": [ 221 ] }, "CH1_FF_RX_D_19": { "direction": "output", "bits": [ 222 ] }, "CH0_FF_RX_D_20": { "direction": "output", "bits": [ 223 ] }, "CH1_FF_RX_D_20": { "direction": "output", "bits": [ 224 ] }, "CH0_FF_RX_D_21": { "direction": "output", "bits": [ 225 ] }, "CH1_FF_RX_D_21": { "direction": "output", "bits": [ 226 ] }, "CH0_FF_RX_D_22": { "direction": "output", "bits": [ 227 ] }, "CH1_FF_RX_D_22": { "direction": "output", "bits": [ 228 ] }, "CH0_FF_RX_D_23": { "direction": "output", "bits": [ 229 ] }, "CH1_FF_RX_D_23": { "direction": "output", "bits": [ 230 ] }, "CH0_FFS_PCIE_DONE": { "direction": "output", "bits": [ 231 ] }, "CH1_FFS_PCIE_DONE": { "direction": "output", "bits": [ 232 ] }, "CH0_FFS_PCIE_CON": { "direction": "output", "bits": [ 233 ] }, "CH1_FFS_PCIE_CON": { "direction": "output", "bits": [ 234 ] }, "CH0_FFS_RLOS": { "direction": "output", "bits": [ 235 ] }, "CH1_FFS_RLOS": { "direction": "output", "bits": [ 236 ] }, "CH0_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 237 ] }, "CH1_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 238 ] }, "CH0_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 239 ] }, "CH1_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 240 ] }, "CH0_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 241 ] }, "CH1_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 242 ] }, "CH0_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 243 ] }, "CH1_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 244 ] }, "CH0_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 245 ] }, "CH1_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 246 ] }, "CH0_FFS_RLOL": { "direction": "output", "bits": [ 247 ] }, "CH1_FFS_RLOL": { "direction": "output", "bits": [ 248 ] }, "CH0_FFS_SKP_ADDED": { "direction": "output", "bits": [ 249 ] }, "CH1_FFS_SKP_ADDED": { "direction": "output", "bits": [ 250 ] }, "CH0_FFS_SKP_DELETED": { "direction": "output", "bits": [ 251 ] }, "CH1_FFS_SKP_DELETED": { "direction": "output", "bits": [ 252 ] }, "CH0_LDR_RX2CORE": { "direction": "output", "bits": [ 253 ] }, "CH1_LDR_RX2CORE": { "direction": "output", "bits": [ 254 ] }, "D_SCIRDATA0": { "direction": "output", "bits": [ 255 ] }, "D_SCIRDATA1": { "direction": "output", "bits": [ 256 ] }, "D_SCIRDATA2": { "direction": "output", "bits": [ 257 ] }, "D_SCIRDATA3": { "direction": "output", "bits": [ 258 ] }, "D_SCIRDATA4": { "direction": "output", "bits": [ 259 ] }, "D_SCIRDATA5": { "direction": "output", "bits": [ 260 ] }, "D_SCIRDATA6": { "direction": "output", "bits": [ 261 ] }, "D_SCIRDATA7": { "direction": "output", "bits": [ 262 ] }, "D_SCIINT": { "direction": "output", "bits": [ 263 ] }, "D_SCAN_OUT_0": { "direction": "output", "bits": [ 264 ] }, "D_SCAN_OUT_1": { "direction": "output", "bits": [ 265 ] }, "D_SCAN_OUT_2": { "direction": "output", "bits": [ 266 ] }, "D_SCAN_OUT_3": { "direction": "output", "bits": [ 267 ] }, "D_SCAN_OUT_4": { "direction": "output", "bits": [ 268 ] }, "D_SCAN_OUT_5": { "direction": "output", "bits": [ 269 ] }, "D_SCAN_OUT_6": { "direction": "output", "bits": [ 270 ] }, "D_SCAN_OUT_7": { "direction": "output", "bits": [ 271 ] }, "D_COUT0": { "direction": "output", "bits": [ 272 ] }, "D_COUT1": { "direction": "output", "bits": [ 273 ] }, "D_COUT2": { "direction": "output", "bits": [ 274 ] }, "D_COUT3": { "direction": "output", "bits": [ 275 ] }, "D_COUT4": { "direction": "output", "bits": [ 276 ] }, "D_COUT5": { "direction": "output", "bits": [ 277 ] }, "D_COUT6": { "direction": "output", "bits": [ 278 ] }, "D_COUT7": { "direction": "output", "bits": [ 279 ] }, "D_COUT8": { "direction": "output", "bits": [ 280 ] }, "D_COUT9": { "direction": "output", "bits": [ 281 ] }, "D_COUT10": { "direction": "output", "bits": [ 282 ] }, "D_COUT11": { "direction": "output", "bits": [ 283 ] }, "D_COUT12": { "direction": "output", "bits": [ 284 ] }, "D_COUT13": { "direction": "output", "bits": [ 285 ] }, "D_COUT14": { "direction": "output", "bits": [ 286 ] }, "D_COUT15": { "direction": "output", "bits": [ 287 ] }, "D_COUT16": { "direction": "output", "bits": [ 288 ] }, "D_COUT17": { "direction": "output", "bits": [ 289 ] }, "D_COUT18": { "direction": "output", "bits": [ 290 ] }, "D_COUT19": { "direction": "output", "bits": [ 291 ] }, "D_REFCLKI": { "direction": "input", "bits": [ 292 ] }, "D_FFS_PLOL": { "direction": "output", "bits": [ 293 ] } }, "cells": { }, "netnames": { "CH0_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1876.11-1876.33" } }, "CH0_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1826.11-1826.32" } }, "CH0_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1832.11-1832.32" } }, "CH0_FFC_EI_EN": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1804.11-1804.24" } }, "CH0_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1812.11-1812.33" } }, "CH0_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1816.11-1816.30" } }, "CH0_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1838.11-1838.30" } }, "CH0_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1836.11-1836.30" } }, "CH0_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1834.11-1834.33" } }, "CH0_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1808.11-1808.26" } }, "CH0_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1806.11-1806.30" } }, "CH0_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1820.11-1820.28" } }, "CH0_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1822.11-1822.31" } }, "CH0_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1824.11-1824.31" } }, "CH0_FFC_RRST": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1840.11-1840.23" } }, "CH0_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1844.11-1844.26" } }, "CH0_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1828.11-1828.31" } }, "CH0_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1810.11-1810.28" } }, "CH0_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1818.11-1818.30" } }, "CH0_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1814.11-1814.32" } }, "CH0_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1842.11-1842.26" } }, "CH0_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1830.11-1830.31" } }, "CH0_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1979.12-1979.30" } }, "CH0_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1977.12-1977.31" } }, "CH0_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1975.12-1975.34" } }, "CH0_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1971.12-1971.28" } }, "CH0_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1969.12-1969.29" } }, "CH0_FFS_RLOL": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1985.12-1985.24" } }, "CH0_FFS_RLOS": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1973.12-1973.24" } }, "CH0_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1981.12-1981.34" } }, "CH0_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1987.12-1987.29" } }, "CH0_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1989.12-1989.31" } }, "CH0_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1983.12-1983.34" } }, "CH0_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1754.11-1754.26" } }, "CH0_FF_RXI_CLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1750.11-1750.25" } }, "CH0_FF_RX_D_0": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1921.12-1921.25" } }, "CH0_FF_RX_D_1": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1923.12-1923.25" } }, "CH0_FF_RX_D_10": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1941.12-1941.26" } }, "CH0_FF_RX_D_11": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1943.12-1943.26" } }, "CH0_FF_RX_D_12": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1945.12-1945.26" } }, "CH0_FF_RX_D_13": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1947.12-1947.26" } }, "CH0_FF_RX_D_14": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1949.12-1949.26" } }, "CH0_FF_RX_D_15": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1951.12-1951.26" } }, "CH0_FF_RX_D_16": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1953.12-1953.26" } }, "CH0_FF_RX_D_17": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1955.12-1955.26" } }, "CH0_FF_RX_D_18": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1957.12-1957.26" } }, "CH0_FF_RX_D_19": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1959.12-1959.26" } }, "CH0_FF_RX_D_2": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1925.12-1925.25" } }, "CH0_FF_RX_D_20": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1961.12-1961.26" } }, "CH0_FF_RX_D_21": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1963.12-1963.26" } }, "CH0_FF_RX_D_22": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1965.12-1965.26" } }, "CH0_FF_RX_D_23": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1967.12-1967.26" } }, "CH0_FF_RX_D_3": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1927.12-1927.25" } }, "CH0_FF_RX_D_4": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1929.12-1929.25" } }, "CH0_FF_RX_D_5": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1931.12-1931.25" } }, "CH0_FF_RX_D_6": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1933.12-1933.25" } }, "CH0_FF_RX_D_7": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1935.12-1935.25" } }, "CH0_FF_RX_D_8": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1937.12-1937.25" } }, "CH0_FF_RX_D_9": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1939.12-1939.25" } }, "CH0_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1909.12-1909.27" } }, "CH0_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1911.12-1911.27" } }, "CH0_FF_RX_PCLK": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1917.12-1917.26" } }, "CH0_FF_TXI_CLK": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1752.11-1752.25" } }, "CH0_FF_TX_D_0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1756.11-1756.24" } }, "CH0_FF_TX_D_1": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1758.11-1758.24" } }, "CH0_FF_TX_D_10": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1776.11-1776.25" } }, "CH0_FF_TX_D_11": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1778.11-1778.25" } }, "CH0_FF_TX_D_12": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1780.11-1780.25" } }, "CH0_FF_TX_D_13": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1782.11-1782.25" } }, "CH0_FF_TX_D_14": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1784.11-1784.25" } }, "CH0_FF_TX_D_15": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1786.11-1786.25" } }, "CH0_FF_TX_D_16": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1788.11-1788.25" } }, "CH0_FF_TX_D_17": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1790.11-1790.25" } }, "CH0_FF_TX_D_18": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1792.11-1792.25" } }, "CH0_FF_TX_D_19": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1794.11-1794.25" } }, "CH0_FF_TX_D_2": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1760.11-1760.24" } }, "CH0_FF_TX_D_20": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1796.11-1796.25" } }, "CH0_FF_TX_D_21": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1798.11-1798.25" } }, "CH0_FF_TX_D_22": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1800.11-1800.25" } }, "CH0_FF_TX_D_23": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1802.11-1802.25" } }, "CH0_FF_TX_D_3": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1762.11-1762.24" } }, "CH0_FF_TX_D_4": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1764.11-1764.24" } }, "CH0_FF_TX_D_5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1766.11-1766.24" } }, "CH0_FF_TX_D_6": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1768.11-1768.24" } }, "CH0_FF_TX_D_7": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1770.11-1770.24" } }, "CH0_FF_TX_D_8": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1772.11-1772.24" } }, "CH0_FF_TX_D_9": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1774.11-1774.24" } }, "CH0_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1913.12-1913.27" } }, "CH0_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1915.12-1915.27" } }, "CH0_FF_TX_PCLK": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1919.12-1919.26" } }, "CH0_HDINN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1741.11-1741.20" } }, "CH0_HDINP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1737.11-1737.20" } }, "CH0_HDOUTN": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1903.12-1903.22" } }, "CH0_HDOUTP": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1901.12-1901.22" } }, "CH0_LDR_CORE2TX": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1846.11-1846.26" } }, "CH0_LDR_RX2CORE": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1991.12-1991.27" } }, "CH0_RX_REFCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1748.11-1748.24" } }, "CH0_SCIEN": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1864.11-1864.20" } }, "CH0_SCISEL": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1866.11-1866.21" } }, "CH1_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1877.11-1877.33" } }, "CH1_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1827.11-1827.32" } }, "CH1_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1833.11-1833.32" } }, "CH1_FFC_EI_EN": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1805.11-1805.24" } }, "CH1_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1813.11-1813.33" } }, "CH1_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1817.11-1817.30" } }, "CH1_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1839.11-1839.30" } }, "CH1_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1837.11-1837.30" } }, "CH1_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1835.11-1835.33" } }, "CH1_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1809.11-1809.26" } }, "CH1_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1807.11-1807.30" } }, "CH1_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1821.11-1821.28" } }, "CH1_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1823.11-1823.31" } }, "CH1_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1825.11-1825.31" } }, "CH1_FFC_RRST": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1841.11-1841.23" } }, "CH1_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1845.11-1845.26" } }, "CH1_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1829.11-1829.31" } }, "CH1_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1811.11-1811.28" } }, "CH1_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1819.11-1819.30" } }, "CH1_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1815.11-1815.32" } }, "CH1_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1843.11-1843.26" } }, "CH1_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1831.11-1831.31" } }, "CH1_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1980.12-1980.30" } }, "CH1_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1978.12-1978.31" } }, "CH1_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1976.12-1976.34" } }, "CH1_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1972.12-1972.28" } }, "CH1_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1970.12-1970.29" } }, "CH1_FFS_RLOL": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1986.12-1986.24" } }, "CH1_FFS_RLOS": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1974.12-1974.24" } }, "CH1_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1982.12-1982.34" } }, "CH1_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1988.12-1988.29" } }, "CH1_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1990.12-1990.31" } }, "CH1_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1984.12-1984.34" } }, "CH1_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1755.11-1755.26" } }, "CH1_FF_RXI_CLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1751.11-1751.25" } }, "CH1_FF_RX_D_0": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1922.12-1922.25" } }, "CH1_FF_RX_D_1": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1924.12-1924.25" } }, "CH1_FF_RX_D_10": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1942.12-1942.26" } }, "CH1_FF_RX_D_11": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1944.12-1944.26" } }, "CH1_FF_RX_D_12": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1946.12-1946.26" } }, "CH1_FF_RX_D_13": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1948.12-1948.26" } }, "CH1_FF_RX_D_14": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1950.12-1950.26" } }, "CH1_FF_RX_D_15": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1952.12-1952.26" } }, "CH1_FF_RX_D_16": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1954.12-1954.26" } }, "CH1_FF_RX_D_17": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1956.12-1956.26" } }, "CH1_FF_RX_D_18": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1958.12-1958.26" } }, "CH1_FF_RX_D_19": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1960.12-1960.26" } }, "CH1_FF_RX_D_2": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1926.12-1926.25" } }, "CH1_FF_RX_D_20": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1962.12-1962.26" } }, "CH1_FF_RX_D_21": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1964.12-1964.26" } }, "CH1_FF_RX_D_22": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1966.12-1966.26" } }, "CH1_FF_RX_D_23": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1968.12-1968.26" } }, "CH1_FF_RX_D_3": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1928.12-1928.25" } }, "CH1_FF_RX_D_4": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1930.12-1930.25" } }, "CH1_FF_RX_D_5": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1932.12-1932.25" } }, "CH1_FF_RX_D_6": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1934.12-1934.25" } }, "CH1_FF_RX_D_7": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1936.12-1936.25" } }, "CH1_FF_RX_D_8": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1938.12-1938.25" } }, "CH1_FF_RX_D_9": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1940.12-1940.25" } }, "CH1_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1910.12-1910.27" } }, "CH1_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1912.12-1912.27" } }, "CH1_FF_RX_PCLK": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1918.12-1918.26" } }, "CH1_FF_TXI_CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1753.11-1753.25" } }, "CH1_FF_TX_D_0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1757.11-1757.24" } }, "CH1_FF_TX_D_1": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1759.11-1759.24" } }, "CH1_FF_TX_D_10": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1777.11-1777.25" } }, "CH1_FF_TX_D_11": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1779.11-1779.25" } }, "CH1_FF_TX_D_12": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1781.11-1781.25" } }, "CH1_FF_TX_D_13": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1783.11-1783.25" } }, "CH1_FF_TX_D_14": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1785.11-1785.25" } }, "CH1_FF_TX_D_15": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1787.11-1787.25" } }, "CH1_FF_TX_D_16": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1789.11-1789.25" } }, "CH1_FF_TX_D_17": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1791.11-1791.25" } }, "CH1_FF_TX_D_18": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1793.11-1793.25" } }, "CH1_FF_TX_D_19": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1795.11-1795.25" } }, "CH1_FF_TX_D_2": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1761.11-1761.24" } }, "CH1_FF_TX_D_20": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1797.11-1797.25" } }, "CH1_FF_TX_D_21": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1799.11-1799.25" } }, "CH1_FF_TX_D_22": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1801.11-1801.25" } }, "CH1_FF_TX_D_23": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1803.11-1803.25" } }, "CH1_FF_TX_D_3": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1763.11-1763.24" } }, "CH1_FF_TX_D_4": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1765.11-1765.24" } }, "CH1_FF_TX_D_5": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1767.11-1767.24" } }, "CH1_FF_TX_D_6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1769.11-1769.24" } }, "CH1_FF_TX_D_7": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1771.11-1771.24" } }, "CH1_FF_TX_D_8": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1773.11-1773.24" } }, "CH1_FF_TX_D_9": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1775.11-1775.24" } }, "CH1_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1914.12-1914.27" } }, "CH1_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1916.12-1916.27" } }, "CH1_FF_TX_PCLK": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1920.12-1920.26" } }, "CH1_HDINN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1743.11-1743.20" } }, "CH1_HDINP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1739.11-1739.20" } }, "CH1_HDOUTN": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1904.12-1904.22" } }, "CH1_HDOUTP": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1902.12-1902.22" } }, "CH1_LDR_CORE2TX": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1847.11-1847.26" } }, "CH1_LDR_RX2CORE": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1992.12-1992.27" } }, "CH1_RX_REFCLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1749.11-1749.24" } }, "CH1_SCIEN": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1865.11-1865.20" } }, "CH1_SCISEL": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1867.11-1867.21" } }, "D_CIN0": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1889.11-1889.17" } }, "D_CIN1": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1890.11-1890.17" } }, "D_CIN10": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1899.11-1899.18" } }, "D_CIN11": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1900.11-1900.18" } }, "D_CIN2": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1891.11-1891.17" } }, "D_CIN3": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1892.11-1892.17" } }, "D_CIN4": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1893.11-1893.17" } }, "D_CIN5": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1894.11-1894.17" } }, "D_CIN6": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1895.11-1895.17" } }, "D_CIN7": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1896.11-1896.17" } }, "D_CIN8": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1897.11-1897.17" } }, "D_CIN9": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1898.11-1898.17" } }, "D_COUT0": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2010.12-2010.19" } }, "D_COUT1": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2011.12-2011.19" } }, "D_COUT10": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2020.12-2020.20" } }, "D_COUT11": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2021.12-2021.20" } }, "D_COUT12": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2022.12-2022.20" } }, "D_COUT13": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2023.12-2023.20" } }, "D_COUT14": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2024.12-2024.20" } }, "D_COUT15": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2025.12-2025.20" } }, "D_COUT16": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2026.12-2026.20" } }, "D_COUT17": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2027.12-2027.20" } }, "D_COUT18": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2028.12-2028.20" } }, "D_COUT19": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2029.12-2029.20" } }, "D_COUT2": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2012.12-2012.19" } }, "D_COUT3": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2013.12-2013.19" } }, "D_COUT4": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2014.12-2014.19" } }, "D_COUT5": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2015.12-2015.19" } }, "D_COUT6": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2016.12-2016.19" } }, "D_COUT7": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2017.12-2017.19" } }, "D_COUT8": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2018.12-2018.19" } }, "D_COUT9": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2019.12-2019.19" } }, "D_CYAWSTN": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1870.11-1870.20" } }, "D_FFC_DUAL_RST": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1872.11-1872.25" } }, "D_FFC_MACROPDB": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1874.11-1874.25" } }, "D_FFC_MACRO_RST": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1873.11-1873.26" } }, "D_FFC_SYNC_TOGGLE": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1871.11-1871.28" } }, "D_FFC_TRST": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1875.11-1875.21" } }, "D_FFS_PLOL": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2031.12-2031.22" } }, "D_REFCLKI": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2030.11-2030.20" } }, "D_SCAN_ENABLE": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1878.11-1878.24" } }, "D_SCAN_IN_0": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1879.11-1879.22" } }, "D_SCAN_IN_1": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1880.11-1880.22" } }, "D_SCAN_IN_2": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1881.11-1881.22" } }, "D_SCAN_IN_3": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1882.11-1882.22" } }, "D_SCAN_IN_4": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1883.11-1883.22" } }, "D_SCAN_IN_5": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1884.11-1884.22" } }, "D_SCAN_IN_6": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1885.11-1885.22" } }, "D_SCAN_IN_7": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1886.11-1886.22" } }, "D_SCAN_MODE": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1887.11-1887.22" } }, "D_SCAN_OUT_0": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2002.12-2002.24" } }, "D_SCAN_OUT_1": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2003.12-2003.24" } }, "D_SCAN_OUT_2": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2004.12-2004.24" } }, "D_SCAN_OUT_3": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2005.12-2005.24" } }, "D_SCAN_OUT_4": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2006.12-2006.24" } }, "D_SCAN_OUT_5": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2007.12-2007.24" } }, "D_SCAN_OUT_6": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2008.12-2008.24" } }, "D_SCAN_OUT_7": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2009.12-2009.24" } }, "D_SCAN_RESET": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1888.11-1888.23" } }, "D_SCIADDR0": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1856.11-1856.21" } }, "D_SCIADDR1": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1857.11-1857.21" } }, "D_SCIADDR2": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1858.11-1858.21" } }, "D_SCIADDR3": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1859.11-1859.21" } }, "D_SCIADDR4": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1860.11-1860.21" } }, "D_SCIADDR5": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1861.11-1861.21" } }, "D_SCIENAUX": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1862.11-1862.21" } }, "D_SCIINT": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2001.12-2001.20" } }, "D_SCIRD": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1868.11-1868.18" } }, "D_SCIRDATA0": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1993.12-1993.23" } }, "D_SCIRDATA1": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1994.12-1994.23" } }, "D_SCIRDATA2": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1995.12-1995.23" } }, "D_SCIRDATA3": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1996.12-1996.23" } }, "D_SCIRDATA4": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1997.12-1997.23" } }, "D_SCIRDATA5": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1998.12-1998.23" } }, "D_SCIRDATA6": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1999.12-1999.23" } }, "D_SCIRDATA7": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:2000.12-2000.23" } }, "D_SCISELAUX": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1863.11-1863.22" } }, "D_SCIWDATA0": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1848.11-1848.22" } }, "D_SCIWDATA1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1849.11-1849.22" } }, "D_SCIWDATA2": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1850.11-1850.22" } }, "D_SCIWDATA3": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1851.11-1851.22" } }, "D_SCIWDATA4": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1852.11-1852.22" } }, "D_SCIWDATA5": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1853.11-1853.22" } }, "D_SCIWDATA6": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1854.11-1854.22" } }, "D_SCIWDATA7": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1855.11-1855.22" } }, "D_SCIWSTN": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1869.11-1869.20" } }, "D_SYNC_ND": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1746.11-1746.20" } }, "D_SYNC_PULSE2ND": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1907.12-1907.27" } }, "D_TXBIT_CLKN_FROM_ND": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1745.11-1745.31" } }, "D_TXBIT_CLKN_TO_ND": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1906.12-1906.30" } }, "D_TXBIT_CLKP_FROM_ND": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1744.11-1744.31" } }, "D_TXBIT_CLKP_TO_ND": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1905.12-1905.30" } }, "D_TXPLL_LOL_FROM_ND": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1747.11-1747.30" } }, "D_TXPLL_LOL_TO_ND": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1908.12-1908.29" } } } }, "DDRDLLA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1139.1-1156.10" }, "parameter_default_values": { "FORCE_MAX_DELAY": "NO", "GSR": "ENABLED" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "UDDCNTLN": { "direction": "input", "bits": [ 4 ] }, "FREEZE": { "direction": "input", "bits": [ 5 ] }, "DDRDEL": { "direction": "output", "bits": [ 6 ] }, "LOCK": { "direction": "output", "bits": [ 7 ] }, "DCNTL7": { "direction": "output", "bits": [ 8 ] }, "DCNTL6": { "direction": "output", "bits": [ 9 ] }, "DCNTL5": { "direction": "output", "bits": [ 10 ] }, "DCNTL4": { "direction": "output", "bits": [ 11 ] }, "DCNTL3": { "direction": "output", "bits": [ 12 ] }, "DCNTL2": { "direction": "output", "bits": [ 13 ] }, "DCNTL1": { "direction": "output", "bits": [ 14 ] }, "DCNTL0": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1142.11-1142.14" } }, "DCNTL0": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1155.12-1155.18" } }, "DCNTL1": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1154.12-1154.18" } }, "DCNTL2": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1153.12-1153.18" } }, "DCNTL3": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1152.12-1152.18" } }, "DCNTL4": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1151.12-1151.18" } }, "DCNTL5": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1150.12-1150.18" } }, "DCNTL6": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1149.12-1149.18" } }, "DCNTL7": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1148.12-1148.18" } }, "DDRDEL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1146.12-1146.18" } }, "FREEZE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1145.11-1145.17" } }, "LOCK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1147.12-1147.16" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1143.11-1143.14" } }, "UDDCNTLN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1144.11-1144.19" } } } }, "DELAYF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1065.1-1074.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "LOADN": { "direction": "input", "bits": [ 3 ] }, "MOVE": { "direction": "input", "bits": [ 4 ] }, "DIRECTION": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] }, "CFLAG": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1068.11-1068.12" } }, "CFLAG": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1073.12-1073.17" } }, "DIRECTION": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1071.11-1071.20" } }, "LOADN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1069.11-1069.16" } }, "MOVE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1070.11-1070.15" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1072.12-1072.13" } } } }, "DELAYG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1077.1-1082.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1080.11-1080.12" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1081.12-1081.13" } } } }, "DLLDELD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1159.1-1167.10" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "DDRDEL": { "direction": "input", "bits": [ 3 ] }, "LOADN": { "direction": "input", "bits": [ 4 ] }, "MOVE": { "direction": "input", "bits": [ 5 ] }, "DIRECTION": { "direction": "input", "bits": [ 6 ] }, "Z": { "direction": "output", "bits": [ 7 ] }, "CFLAG": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1160.11-1160.12" } }, "CFLAG": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1166.12-1166.17" } }, "DDRDEL": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1161.11-1161.17" } }, "DIRECTION": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1164.11-1164.20" } }, "LOADN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1162.11-1162.16" } }, "MOVE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1163.11-1163.15" } }, "Z": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1165.12-1165.13" } } } }, "DP16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:5.1-219.10" }, "parameter_default_values": { "ADA0MUX": "ADA0", "ADA10MUX": "ADA10", "ADA11MUX": "ADA11", "ADA12MUX": "ADA12", "ADA13MUX": "ADA13", "ADA1MUX": "ADA1", "ADA2MUX": "ADA2", "ADA3MUX": "ADA3", "ADA4MUX": "ADA4", "ADA5MUX": "ADA5", "ADA6MUX": "ADA6", "ADA7MUX": "ADA7", "ADA8MUX": "ADA8", "ADA9MUX": "ADA9", "ADB0MUX": "ADB0", "ADB10MUX": "ADB10", "ADB11MUX": "ADB11", "ADB12MUX": "ADB12", "ADB13MUX": "ADB13", "ADB1MUX": "ADB1", "ADB2MUX": "ADB2", "ADB3MUX": "ADB3", "ADB4MUX": "ADB4", "ADB5MUX": "ADB5", "ADB6MUX": "ADB6", "ADB7MUX": "ADB7", "ADB8MUX": "ADB8", "ADB9MUX": "ADB9", "ASYNC_RESET_RELEASE": "SYNC", "CEAMUX": "CEA", "CEBMUX": "CEB", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSA0MUX": "CSA0", "CSA1MUX": "CSA1", "CSA2MUX": "CSA2", "CSB0MUX": "CSB0", "CSB1MUX": "CSB1", "CSB2MUX": "CSB2", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000010010", "DATA_WIDTH_B": "00000000000000000000000000010010", "DIA0MUX": "DIA0", "DIA10MUX": "DIA10", "DIA11MUX": "DIA11", "DIA12MUX": "DIA12", "DIA13MUX": "DIA13", "DIA14MUX": "DIA14", "DIA15MUX": "DIA15", "DIA16MUX": "DIA16", "DIA17MUX": "DIA17", "DIA1MUX": "DIA1", "DIA2MUX": "DIA2", "DIA3MUX": "DIA3", "DIA4MUX": "DIA4", "DIA5MUX": "DIA5", "DIA6MUX": "DIA6", "DIA7MUX": "DIA7", "DIA8MUX": "DIA8", "DIA9MUX": "DIA9", "DIB0MUX": "DIB0", "DIB10MUX": "DIB10", "DIB11MUX": "DIB11", "DIB12MUX": "DIB12", "DIB13MUX": "DIB13", "DIB14MUX": "DIB14", "DIB15MUX": "DIB15", "DIB16MUX": "DIB16", "DIB17MUX": "DIB17", "DIB1MUX": "DIB1", "DIB2MUX": "DIB2", "DIB3MUX": "DIB3", "DIB4MUX": "DIB4", "DIB5MUX": "DIB5", "DIB6MUX": "DIB6", "DIB7MUX": "DIB7", "DIB8MUX": "DIB8", "DIB9MUX": "DIB9", "DOA0MUX": "DOA0", "DOA10MUX": "DOA10", "DOA11MUX": "DOA11", "DOA12MUX": "DOA12", "DOA13MUX": "DOA13", "DOA14MUX": "DOA14", "DOA15MUX": "DOA15", "DOA16MUX": "DOA16", "DOA17MUX": "DOA17", "DOA1MUX": "DOA1", "DOA2MUX": "DOA2", "DOA3MUX": "DOA3", "DOA4MUX": "DOA4", "DOA5MUX": "DOA5", "DOA6MUX": "DOA6", "DOA7MUX": "DOA7", "DOA8MUX": "DOA8", "DOA9MUX": "DOA9", "DOB0MUX": "DOB0", "DOB10MUX": "DOB10", "DOB11MUX": "DOB11", "DOB12MUX": "DOB12", "DOB13MUX": "DOB13", "DOB14MUX": "DOB14", "DOB15MUX": "DOB15", "DOB16MUX": "DOB16", "DOB17MUX": "DOB17", "DOB1MUX": "DOB1", "DOB2MUX": "DOB2", "DOB3MUX": "DOB3", "DOB4MUX": "DOB4", "DOB5MUX": "DOB5", "DOB6MUX": "DOB6", "DOB7MUX": "DOB7", "DOB8MUX": "DOB8", "DOB9MUX": "DOB9", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_DATA": "STATIC", "OCEAMUX": "OCEA", "OCEBMUX": "OCEB", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "SYNC", "RSTAMUX": "RSTA", "RSTBMUX": "RSTB", "WEAMUX": "WEA", "WEBMUX": "WEB", "WID": "00000000000000000000000000000000", "WRITEMODE_A": "NORMAL", "WRITEMODE_B": "NORMAL" }, "ports": { "DIA17": { "direction": "input", "bits": [ 2 ] }, "DIA16": { "direction": "input", "bits": [ 3 ] }, "DIA15": { "direction": "input", "bits": [ 4 ] }, "DIA14": { "direction": "input", "bits": [ 5 ] }, "DIA13": { "direction": "input", "bits": [ 6 ] }, "DIA12": { "direction": "input", "bits": [ 7 ] }, "DIA11": { "direction": "input", "bits": [ 8 ] }, "DIA10": { "direction": "input", "bits": [ 9 ] }, "DIA9": { "direction": "input", "bits": [ 10 ] }, "DIA8": { "direction": "input", "bits": [ 11 ] }, "DIA7": { "direction": "input", "bits": [ 12 ] }, "DIA6": { "direction": "input", "bits": [ 13 ] }, "DIA5": { "direction": "input", "bits": [ 14 ] }, "DIA4": { "direction": "input", "bits": [ 15 ] }, "DIA3": { "direction": "input", "bits": [ 16 ] }, "DIA2": { "direction": "input", "bits": [ 17 ] }, "DIA1": { "direction": "input", "bits": [ 18 ] }, "DIA0": { "direction": "input", "bits": [ 19 ] }, "ADA13": { "direction": "input", "bits": [ 20 ] }, "ADA12": { "direction": "input", "bits": [ 21 ] }, "ADA11": { "direction": "input", "bits": [ 22 ] }, "ADA10": { "direction": "input", "bits": [ 23 ] }, "ADA9": { "direction": "input", "bits": [ 24 ] }, "ADA8": { "direction": "input", "bits": [ 25 ] }, "ADA7": { "direction": "input", "bits": [ 26 ] }, "ADA6": { "direction": "input", "bits": [ 27 ] }, "ADA5": { "direction": "input", "bits": [ 28 ] }, "ADA4": { "direction": "input", "bits": [ 29 ] }, "ADA3": { "direction": "input", "bits": [ 30 ] }, "ADA2": { "direction": "input", "bits": [ 31 ] }, "ADA1": { "direction": "input", "bits": [ 32 ] }, "ADA0": { "direction": "input", "bits": [ 33 ] }, "CEA": { "direction": "input", "bits": [ 34 ] }, "OCEA": { "direction": "input", "bits": [ 35 ] }, "CLKA": { "direction": "input", "bits": [ 36 ] }, "WEA": { "direction": "input", "bits": [ 37 ] }, "RSTA": { "direction": "input", "bits": [ 38 ] }, "CSA2": { "direction": "input", "bits": [ 39 ] }, "CSA1": { "direction": "input", "bits": [ 40 ] }, "CSA0": { "direction": "input", "bits": [ 41 ] }, "DOA17": { "direction": "output", "bits": [ 42 ] }, "DOA16": { "direction": "output", "bits": [ 43 ] }, "DOA15": { "direction": "output", "bits": [ 44 ] }, "DOA14": { "direction": "output", "bits": [ 45 ] }, "DOA13": { "direction": "output", "bits": [ 46 ] }, "DOA12": { "direction": "output", "bits": [ 47 ] }, "DOA11": { "direction": "output", "bits": [ 48 ] }, "DOA10": { "direction": "output", "bits": [ 49 ] }, "DOA9": { "direction": "output", "bits": [ 50 ] }, "DOA8": { "direction": "output", "bits": [ 51 ] }, "DOA7": { "direction": "output", "bits": [ 52 ] }, "DOA6": { "direction": "output", "bits": [ 53 ] }, "DOA5": { "direction": "output", "bits": [ 54 ] }, "DOA4": { "direction": "output", "bits": [ 55 ] }, "DOA3": { "direction": "output", "bits": [ 56 ] }, "DOA2": { "direction": "output", "bits": [ 57 ] }, "DOA1": { "direction": "output", "bits": [ 58 ] }, "DOA0": { "direction": "output", "bits": [ 59 ] }, "DIB17": { "direction": "input", "bits": [ 60 ] }, "DIB16": { "direction": "input", "bits": [ 61 ] }, "DIB15": { "direction": "input", "bits": [ 62 ] }, "DIB14": { "direction": "input", "bits": [ 63 ] }, "DIB13": { "direction": "input", "bits": [ 64 ] }, "DIB12": { "direction": "input", "bits": [ 65 ] }, "DIB11": { "direction": "input", "bits": [ 66 ] }, "DIB10": { "direction": "input", "bits": [ 67 ] }, "DIB9": { "direction": "input", "bits": [ 68 ] }, "DIB8": { "direction": "input", "bits": [ 69 ] }, "DIB7": { "direction": "input", "bits": [ 70 ] }, "DIB6": { "direction": "input", "bits": [ 71 ] }, "DIB5": { "direction": "input", "bits": [ 72 ] }, "DIB4": { "direction": "input", "bits": [ 73 ] }, "DIB3": { "direction": "input", "bits": [ 74 ] }, "DIB2": { "direction": "input", "bits": [ 75 ] }, "DIB1": { "direction": "input", "bits": [ 76 ] }, "DIB0": { "direction": "input", "bits": [ 77 ] }, "ADB13": { "direction": "input", "bits": [ 78 ] }, "ADB12": { "direction": "input", "bits": [ 79 ] }, "ADB11": { "direction": "input", "bits": [ 80 ] }, "ADB10": { "direction": "input", "bits": [ 81 ] }, "ADB9": { "direction": "input", "bits": [ 82 ] }, "ADB8": { "direction": "input", "bits": [ 83 ] }, "ADB7": { "direction": "input", "bits": [ 84 ] }, "ADB6": { "direction": "input", "bits": [ 85 ] }, "ADB5": { "direction": "input", "bits": [ 86 ] }, "ADB4": { "direction": "input", "bits": [ 87 ] }, "ADB3": { "direction": "input", "bits": [ 88 ] }, "ADB2": { "direction": "input", "bits": [ 89 ] }, "ADB1": { "direction": "input", "bits": [ 90 ] }, "ADB0": { "direction": "input", "bits": [ 91 ] }, "CEB": { "direction": "input", "bits": [ 92 ] }, "OCEB": { "direction": "input", "bits": [ 93 ] }, "CLKB": { "direction": "input", "bits": [ 94 ] }, "WEB": { "direction": "input", "bits": [ 95 ] }, "RSTB": { "direction": "input", "bits": [ 96 ] }, "CSB2": { "direction": "input", "bits": [ 97 ] }, "CSB1": { "direction": "input", "bits": [ 98 ] }, "CSB0": { "direction": "input", "bits": [ 99 ] }, "DOB17": { "direction": "output", "bits": [ 100 ] }, "DOB16": { "direction": "output", "bits": [ 101 ] }, "DOB15": { "direction": "output", "bits": [ 102 ] }, "DOB14": { "direction": "output", "bits": [ 103 ] }, "DOB13": { "direction": "output", "bits": [ 104 ] }, "DOB12": { "direction": "output", "bits": [ 105 ] }, "DOB11": { "direction": "output", "bits": [ 106 ] }, "DOB10": { "direction": "output", "bits": [ 107 ] }, "DOB9": { "direction": "output", "bits": [ 108 ] }, "DOB8": { "direction": "output", "bits": [ 109 ] }, "DOB7": { "direction": "output", "bits": [ 110 ] }, "DOB6": { "direction": "output", "bits": [ 111 ] }, "DOB5": { "direction": "output", "bits": [ 112 ] }, "DOB4": { "direction": "output", "bits": [ 113 ] }, "DOB3": { "direction": "output", "bits": [ 114 ] }, "DOB2": { "direction": "output", "bits": [ 115 ] }, "DOB1": { "direction": "output", "bits": [ 116 ] }, "DOB0": { "direction": "output", "bits": [ 117 ] } }, "cells": { }, "netnames": { "ADA0": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.91-7.95" } }, "ADA1": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.85-7.89" } }, "ADA10": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.30-7.35" } }, "ADA11": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.23-7.28" } }, "ADA12": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.16-7.21" } }, "ADA13": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.9-7.14" } }, "ADA2": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.79-7.83" } }, "ADA3": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.73-7.77" } }, "ADA4": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.67-7.71" } }, "ADA5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.61-7.65" } }, "ADA6": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.55-7.59" } }, "ADA7": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.49-7.53" } }, "ADA8": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.43-7.47" } }, "ADA9": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:7.37-7.41" } }, "ADB0": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.91-13.95" } }, "ADB1": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.85-13.89" } }, "ADB10": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.30-13.35" } }, "ADB11": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.23-13.28" } }, "ADB12": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.16-13.21" } }, "ADB13": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.9-13.14" } }, "ADB2": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.79-13.83" } }, "ADB3": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.73-13.77" } }, "ADB4": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.67-13.71" } }, "ADB5": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.61-13.65" } }, "ADB6": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.55-13.59" } }, "ADB7": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.49-13.53" } }, "ADB8": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.43-13.47" } }, "ADB9": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:13.37-13.41" } }, "CEA": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.9-8.12" } }, "CEB": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.9-14.12" } }, "CLKA": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.20-8.24" } }, "CLKB": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.20-14.24" } }, "CSA0": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.21-9.25" } }, "CSA1": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.15-9.19" } }, "CSA2": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:9.9-9.13" } }, "CSB0": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.21-15.25" } }, "CSB1": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.15-15.19" } }, "CSB2": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:15.9-15.13" } }, "DIA0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.119-6.123" } }, "DIA1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.113-6.117" } }, "DIA10": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.58-6.63" } }, "DIA11": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.51-6.56" } }, "DIA12": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.44-6.49" } }, "DIA13": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.37-6.42" } }, "DIA14": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.30-6.35" } }, "DIA15": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.23-6.28" } }, "DIA16": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.16-6.21" } }, "DIA17": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.9-6.14" } }, "DIA2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.107-6.111" } }, "DIA3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.101-6.105" } }, "DIA4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.95-6.99" } }, "DIA5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.89-6.93" } }, "DIA6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.83-6.87" } }, "DIA7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.77-6.81" } }, "DIA8": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.71-6.75" } }, "DIA9": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:6.65-6.69" } }, "DIB0": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.119-12.123" } }, "DIB1": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.113-12.117" } }, "DIB10": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.58-12.63" } }, "DIB11": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.51-12.56" } }, "DIB12": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.44-12.49" } }, "DIB13": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.37-12.42" } }, "DIB14": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.30-12.35" } }, "DIB15": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.23-12.28" } }, "DIB16": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.16-12.21" } }, "DIB17": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.9-12.14" } }, "DIB2": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.107-12.111" } }, "DIB3": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.101-12.105" } }, "DIB4": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.95-12.99" } }, "DIB5": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.89-12.93" } }, "DIB6": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.83-12.87" } }, "DIB7": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.77-12.81" } }, "DIB8": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.71-12.75" } }, "DIB9": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:12.65-12.69" } }, "DOA0": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.120-10.124" } }, "DOA1": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.114-10.118" } }, "DOA10": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.59-10.64" } }, "DOA11": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.52-10.57" } }, "DOA12": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.45-10.50" } }, "DOA13": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.38-10.43" } }, "DOA14": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.31-10.36" } }, "DOA15": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.24-10.29" } }, "DOA16": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.17-10.22" } }, "DOA17": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.10-10.15" } }, "DOA2": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.108-10.112" } }, "DOA3": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.102-10.106" } }, "DOA4": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.96-10.100" } }, "DOA5": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.90-10.94" } }, "DOA6": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.84-10.88" } }, "DOA7": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.78-10.82" } }, "DOA8": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.72-10.76" } }, "DOA9": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:10.66-10.70" } }, "DOB0": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.120-16.124" } }, "DOB1": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.114-16.118" } }, "DOB10": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.59-16.64" } }, "DOB11": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.52-16.57" } }, "DOB12": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.45-16.50" } }, "DOB13": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.38-16.43" } }, "DOB14": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.31-16.36" } }, "DOB15": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.24-16.29" } }, "DOB16": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.17-16.22" } }, "DOB17": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.10-16.15" } }, "DOB2": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.108-16.112" } }, "DOB3": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.102-16.106" } }, "DOB4": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.96-16.100" } }, "DOB5": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.90-16.94" } }, "DOB6": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.84-16.88" } }, "DOB7": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.78-16.82" } }, "DOB8": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.72-16.76" } }, "DOB9": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:16.66-16.70" } }, "OCEA": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.14-8.18" } }, "OCEB": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.14-14.18" } }, "RSTA": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.31-8.35" } }, "RSTB": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.31-14.35" } }, "WEA": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:8.26-8.29" } }, "WEB": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_sim_ecp5.v:14.26-14.29" } } } }, "DPR16X4C": { "attributes": { "abc9_box_id": "00000000000000000000000000000110", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:174.1-233.10" }, "parameter_default_values": { "INITVAL": "0x0000000000000000 " }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WCK": { "direction": "input", "bits": [ 6 ] }, "WRE": { "direction": "input", "bits": [ 7 ] }, "RAD": { "direction": "input", "bits": [ 8, 9, 10, 11 ] }, "WAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:175.15-175.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:179.16-179.18" } }, "RAD": { "hide_name": 0, "bits": [ 8, 9, 10, 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:177.15-177.18" } }, "WAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:178.15-178.18" } }, "WCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:176.9-176.12" } }, "WRE": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:176.14-176.17" } } } }, "DQSBUFM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1091.1-1136.10" }, "parameter_default_values": { "DQS_LI_DEL_ADJ": "FACTORYONLY", "DQS_LI_DEL_VAL": "00000000000000000000000000000100", "DQS_LO_DEL_ADJ": "FACTORYONLY", "DQS_LO_DEL_VAL": "00000000000000000000000000000000", "GSR": "ENABLED" }, "ports": { "DQSI": { "direction": "input", "bits": [ 2 ] }, "READ1": { "direction": "input", "bits": [ 3 ] }, "READ0": { "direction": "input", "bits": [ 4 ] }, "READCLKSEL2": { "direction": "input", "bits": [ 5 ] }, "READCLKSEL1": { "direction": "input", "bits": [ 6 ] }, "READCLKSEL0": { "direction": "input", "bits": [ 7 ] }, "DDRDEL": { "direction": "input", "bits": [ 8 ] }, "ECLK": { "direction": "input", "bits": [ 9 ] }, "SCLK": { "direction": "input", "bits": [ 10 ] }, "RST": { "direction": "input", "bits": [ 11 ] }, "DYNDELAY7": { "direction": "input", "bits": [ 12 ] }, "DYNDELAY6": { "direction": "input", "bits": [ 13 ] }, "DYNDELAY5": { "direction": "input", "bits": [ 14 ] }, "DYNDELAY4": { "direction": "input", "bits": [ 15 ] }, "DYNDELAY3": { "direction": "input", "bits": [ 16 ] }, "DYNDELAY2": { "direction": "input", "bits": [ 17 ] }, "DYNDELAY1": { "direction": "input", "bits": [ 18 ] }, "DYNDELAY0": { "direction": "input", "bits": [ 19 ] }, "PAUSE": { "direction": "input", "bits": [ 20 ] }, "RDLOADN": { "direction": "input", "bits": [ 21 ] }, "RDMOVE": { "direction": "input", "bits": [ 22 ] }, "RDDIRECTION": { "direction": "input", "bits": [ 23 ] }, "WRLOADN": { "direction": "input", "bits": [ 24 ] }, "WRMOVE": { "direction": "input", "bits": [ 25 ] }, "WRDIRECTION": { "direction": "input", "bits": [ 26 ] }, "DQSR90": { "direction": "output", "bits": [ 27 ] }, "DQSW": { "direction": "output", "bits": [ 28 ] }, "DQSW270": { "direction": "output", "bits": [ 29 ] }, "RDPNTR2": { "direction": "output", "bits": [ 30 ] }, "RDPNTR1": { "direction": "output", "bits": [ 31 ] }, "RDPNTR0": { "direction": "output", "bits": [ 32 ] }, "WRPNTR2": { "direction": "output", "bits": [ 33 ] }, "WRPNTR1": { "direction": "output", "bits": [ 34 ] }, "WRPNTR0": { "direction": "output", "bits": [ 35 ] }, "DATAVALID": { "direction": "output", "bits": [ 36 ] }, "BURSTDET": { "direction": "output", "bits": [ 37 ] }, "RDCFLAG": { "direction": "output", "bits": [ 38 ] }, "WRCFLAG": { "direction": "output", "bits": [ 39 ] } }, "cells": { }, "netnames": { "BURSTDET": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1133.12-1133.20" } }, "DATAVALID": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1132.12-1132.21" } }, "DDRDEL": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1104.11-1104.17" } }, "DQSI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1098.11-1098.15" } }, "DQSR90": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1123.12-1123.18" } }, "DQSW": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1124.12-1124.16" } }, "DQSW270": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1125.12-1125.19" } }, "DYNDELAY0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1115.11-1115.20" } }, "DYNDELAY1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1114.11-1114.20" } }, "DYNDELAY2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1113.11-1113.20" } }, "DYNDELAY3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1112.11-1112.20" } }, "DYNDELAY4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1111.11-1111.20" } }, "DYNDELAY5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1110.11-1110.20" } }, "DYNDELAY6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1109.11-1109.20" } }, "DYNDELAY7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1108.11-1108.20" } }, "ECLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1105.11-1105.15" } }, "PAUSE": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1116.11-1116.16" } }, "RDCFLAG": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1134.12-1134.19" } }, "RDDIRECTION": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1119.11-1119.22" } }, "RDLOADN": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1117.11-1117.18" } }, "RDMOVE": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1118.11-1118.17" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1128.12-1128.19" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1127.12-1127.19" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1126.12-1126.19" } }, "READ0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1100.11-1100.16" } }, "READ1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1099.11-1099.16" } }, "READCLKSEL0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1103.11-1103.22" } }, "READCLKSEL1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1102.11-1102.22" } }, "READCLKSEL2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1101.11-1101.22" } }, "RST": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1107.11-1107.14" } }, "SCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1106.11-1106.15" } }, "WRCFLAG": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1135.12-1135.19" } }, "WRDIRECTION": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1122.11-1122.22" } }, "WRLOADN": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1120.11-1120.18" } }, "WRMOVE": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1121.11-1121.17" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1131.12-1131.19" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1130.12-1130.19" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1129.12-1129.19" } } } }, "DTR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1399.1-1410.10" }, "parameter_default_values": { "DTR_TEMP": "00000000000000000000000000011001" }, "ports": { "STARTPULSE": { "direction": "input", "bits": [ 2 ] }, "DTROUT7": { "direction": "output", "bits": [ 3 ] }, "DTROUT6": { "direction": "output", "bits": [ 4 ] }, "DTROUT5": { "direction": "output", "bits": [ 5 ] }, "DTROUT4": { "direction": "output", "bits": [ 6 ] }, "DTROUT3": { "direction": "output", "bits": [ 7 ] }, "DTROUT2": { "direction": "output", "bits": [ 8 ] }, "DTROUT1": { "direction": "output", "bits": [ 9 ] }, "DTROUT0": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "DTROUT0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1409.12-1409.19" } }, "DTROUT1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1408.12-1408.19" } }, "DTROUT2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1407.12-1407.19" } }, "DTROUT3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1406.12-1406.19" } }, "DTROUT4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1405.12-1405.19" } }, "DTROUT5": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1404.12-1404.19" } }, "DTROUT6": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1403.12-1403.19" } }, "DTROUT7": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1402.12-1402.19" } }, "STARTPULSE": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1401.11-1401.21" } } } }, "ECLKBRIDGECS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1057.1-1062.10" }, "ports": { "CLK0": { "direction": "input", "bits": [ 2 ] }, "CLK1": { "direction": "input", "bits": [ 3 ] }, "SEL": { "direction": "input", "bits": [ 4 ] }, "ECSOUT": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1058.11-1058.15" } }, "CLK1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1059.11-1059.15" } }, "ECSOUT": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1061.12-1061.18" } }, "SEL": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1060.11-1060.14" } } } }, "ECLKSYNCB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1050.1-1054.10" }, "ports": { "ECLKI": { "direction": "input", "bits": [ 2 ] }, "STOP": { "direction": "input", "bits": [ 3 ] }, "ECLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "ECLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1051.11-1051.16" } }, "ECLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1053.12-1053.17" } }, "STOP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1052.11-1052.15" } } } }, "EHXPLLL": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1336.1-1396.10" }, "parameter_default_values": { "CLKFB_DIV": "00000000000000000000000000000001", "CLKI_DIV": "00000000000000000000000000000001", "CLKOP_CPHASE": "00000000000000000000000000000000", "CLKOP_DIV": "00000000000000000000000000001000", "CLKOP_ENABLE": "ENABLED", "CLKOP_FPHASE": "00000000000000000000000000000000", "CLKOP_TRIM_DELAY": "00000000000000000000000000000000", "CLKOP_TRIM_POL": "RISING", "CLKOS2_CPHASE": "00000000000000000000000000000000", "CLKOS2_DIV": "00000000000000000000000000001000", "CLKOS2_ENABLE": "DISABLED", "CLKOS2_FPHASE": "00000000000000000000000000000000", "CLKOS3_CPHASE": "00000000000000000000000000000000", "CLKOS3_DIV": "00000000000000000000000000001000", "CLKOS3_ENABLE": "DISABLED", "CLKOS3_FPHASE": "00000000000000000000000000000000", "CLKOS_CPHASE": "00000000000000000000000000000000", "CLKOS_DIV": "00000000000000000000000000001000", "CLKOS_ENABLE": "DISABLED", "CLKOS_FPHASE": "00000000000000000000000000000000", "CLKOS_TRIM_DELAY": "00000000000000000000000000000000", "CLKOS_TRIM_POL": "RISING", "DPHASE_SOURCE": "DISABLED", "FEEDBK_PATH": "CLKOP", "INTFB_WAKE": "DISABLED", "INT_LOCK_STICKY": "ENABLED", "OUTDIVIDER_MUXA": "DIVA", "OUTDIVIDER_MUXB": "DIVB", "OUTDIVIDER_MUXC": "DIVC", "OUTDIVIDER_MUXD": "DIVD", "PLLRST_ENA": "DISABLED", "PLL_LOCK_DELAY": "00000000000000000000000011001000", "PLL_LOCK_MODE": "00000000000000000000000000000000", "REFIN_RESET": "DISABLED", "STDBY_ENABLE": "DISABLED", "SYNC_ENABLE": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CLKFB": { "direction": "input", "bits": [ 3 ] }, "PHASESEL1": { "direction": "input", "bits": [ 4 ] }, "PHASESEL0": { "direction": "input", "bits": [ 5 ] }, "PHASEDIR": { "direction": "input", "bits": [ 6 ] }, "PHASESTEP": { "direction": "input", "bits": [ 7 ] }, "PHASELOADREG": { "direction": "input", "bits": [ 8 ] }, "STDBY": { "direction": "input", "bits": [ 9 ] }, "PLLWAKESYNC": { "direction": "input", "bits": [ 10 ] }, "RST": { "direction": "input", "bits": [ 11 ] }, "ENCLKOP": { "direction": "input", "bits": [ 12 ] }, "ENCLKOS": { "direction": "input", "bits": [ 13 ] }, "ENCLKOS2": { "direction": "input", "bits": [ 14 ] }, "ENCLKOS3": { "direction": "input", "bits": [ 15 ] }, "CLKOP": { "direction": "output", "bits": [ 16 ] }, "CLKOS": { "direction": "output", "bits": [ 17 ] }, "CLKOS2": { "direction": "output", "bits": [ 18 ] }, "CLKOS3": { "direction": "output", "bits": [ 19 ] }, "LOCK": { "direction": "output", "bits": [ 20 ] }, "INTLOCK": { "direction": "output", "bits": [ 21 ] }, "REFCLK": { "direction": "output", "bits": [ 22 ] }, "CLKINTFB": { "direction": "output", "bits": [ 23 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1375.11-1375.16" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1374.11-1374.15" } }, "CLKINTFB": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1395.12-1395.20" } }, "CLKOP": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1388.12-1388.17" } }, "CLKOS": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1389.12-1389.17" } }, "CLKOS2": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1390.12-1390.18" } }, "CLKOS3": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1391.12-1391.18" } }, "ENCLKOP": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1384.11-1384.18" } }, "ENCLKOS": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1385.11-1385.18" } }, "ENCLKOS2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1386.11-1386.19" } }, "ENCLKOS3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1387.11-1387.19" } }, "INTLOCK": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1393.12-1393.19" } }, "LOCK": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1392.12-1392.16" } }, "PHASEDIR": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1378.11-1378.19" } }, "PHASELOADREG": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1380.11-1380.23" } }, "PHASESEL0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1377.11-1377.20" } }, "PHASESEL1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1376.11-1376.20" } }, "PHASESTEP": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1379.11-1379.20" } }, "PLLWAKESYNC": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1382.11-1382.22" } }, "REFCLK": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1394.12-1394.18" } }, "RST": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1383.11-1383.14" } }, "STDBY": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1381.11-1381.16" } } } }, "EXTREFB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1419.1-1428.10" }, "parameter_default_values": { "REFCK_DCBIAS_EN": "DONTCARE", "REFCK_PWDNB": "DONTCARE", "REFCK_RTERM": "DONTCARE" }, "ports": { "REFCLKP": { "direction": "input", "bits": [ 2 ] }, "REFCLKN": { "direction": "input", "bits": [ 3 ] }, "REFCLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "REFCLKN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1426.11-1426.18" } }, "REFCLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1427.12-1427.19" } }, "REFCLKP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1424.11-1424.18" } } } }, "FD1P3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.1-2.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.33-2.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.26-2.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.44-2.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:2.29-2.31" } } } }, "FD1P3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.1-3.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.33-3.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.26-3.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.44-3.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:3.29-3.31" } } } }, "FD1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.1-4.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.33-4.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.26-4.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.22-4.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.44-4.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:4.29-4.31" } } } }, "FD1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.1-5.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.22-5.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.33-5.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.26-5.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.44-5.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:5.29-5.31" } } } }, "FD1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.1-6.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.22-6.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.33-6.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.26-6.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.44-6.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:6.29-6.31" } } } }, "FD1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.1-7.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.33-7.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.26-7.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.22-7.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.44-7.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:7.29-7.31" } } } }, "FD1S3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.1-8.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.33-8.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.26-8.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:8.44-8.45" } } } }, "FD1S3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.1-9.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.33-9.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.26-9.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:9.44-9.45" } } } }, "FD1S3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.1-10.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.33-10.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.26-10.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.22-10.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:10.44-10.45" } } } }, "FD1S3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.1-11.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.22-11.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.33-11.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.26-11.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:11.44-11.45" } } } }, "FD1S3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.1-12.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.22-12.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.33-12.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.26-12.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:12.44-12.45" } } } }, "FD1S3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.1-13.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.33-13.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.26-13.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.22-13.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:13.44-13.45" } } } }, "GSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:4.1-6.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:5.11-5.14" } } } }, "IB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.1-2.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.45-2.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:2.59-2.60" } } } }, "IBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.1-4.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.45-4.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:4.59-4.60" } } } }, "IBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.1-3.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.45-3.46" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:3.59-3.60" } } } }, "IDDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1208.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "ALIGNWD": { "direction": "input", "bits": [ 6 ] }, "Q6": { "direction": "output", "bits": [ 7 ] }, "Q5": { "direction": "output", "bits": [ 8 ] }, "Q4": { "direction": "output", "bits": [ 9 ] }, "Q3": { "direction": "output", "bits": [ 10 ] }, "Q2": { "direction": "output", "bits": [ 11 ] }, "Q1": { "direction": "output", "bits": [ 12 ] }, "Q0": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1200.11-1200.18" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1196.11-1196.12" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1198.11-1198.15" } }, "Q0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1207.12-1207.14" } }, "Q1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1206.12-1206.14" } }, "Q2": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1205.12-1205.14" } }, "Q3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1204.12-1204.14" } }, "Q4": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1203.12-1203.14" } }, "Q5": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1202.12-1202.14" } }, "Q6": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1201.12-1201.14" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1199.11-1199.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1197.11-1197.15" } } } }, "IDDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1170.1-1177.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "Q0": { "direction": "output", "bits": [ 5 ] }, "Q1": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1172.11-1172.12" } }, "Q0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1175.12-1175.14" } }, "Q1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1176.12-1176.14" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1174.11-1174.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1173.11-1173.15" } } } }, "IDDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1211.1-1229.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "DQSR90": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "RDPNTR2": { "direction": "input", "bits": [ 7 ] }, "RDPNTR1": { "direction": "input", "bits": [ 8 ] }, "RDPNTR0": { "direction": "input", "bits": [ 9 ] }, "WRPNTR2": { "direction": "input", "bits": [ 10 ] }, "WRPNTR1": { "direction": "input", "bits": [ 11 ] }, "WRPNTR0": { "direction": "input", "bits": [ 12 ] }, "Q3": { "direction": "output", "bits": [ 13 ] }, "Q2": { "direction": "output", "bits": [ 14 ] }, "Q1": { "direction": "output", "bits": [ 15 ] }, "Q0": { "direction": "output", "bits": [ 16 ] }, "QWL": { "direction": "output", "bits": [ 17 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1216.11-1216.12" } }, "DQSR90": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1215.11-1215.17" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1214.11-1214.15" } }, "Q0": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1227.12-1227.14" } }, "Q1": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1226.12-1226.14" } }, "Q2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1225.12-1225.14" } }, "Q3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1224.12-1224.14" } }, "QWL": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1228.12-1228.15" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1220.11-1220.18" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1219.11-1219.18" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1218.11-1218.18" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1217.11-1217.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1213.11-1213.15" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1223.11-1223.18" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1222.11-1222.18" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1221.11-1221.18" } } } }, "IDDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1180.1-1191.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "ALIGNWD": { "direction": "input", "bits": [ 6 ] }, "Q3": { "direction": "output", "bits": [ 7 ] }, "Q2": { "direction": "output", "bits": [ 8 ] }, "Q1": { "direction": "output", "bits": [ 9 ] }, "Q0": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1186.11-1186.18" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1182.11-1182.12" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1184.11-1184.15" } }, "Q0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1190.12-1190.14" } }, "Q1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1189.12-1189.14" } }, "Q2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1188.12-1188.14" } }, "Q3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1187.12-1187.14" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1185.11-1185.14" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1183.11-1183.15" } } } }, "IFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.1-26.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.27-26.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.23-26.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.47-26.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.34-26.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:26.30-26.32" } } } }, "IFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.1-27.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.23-27.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.27-27.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.47-27.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.34-27.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:27.30-27.32" } } } }, "IFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.1-28.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.23-28.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.27-28.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.47-28.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.34-28.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:28.30-28.32" } } } }, "IFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.1-29.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.27-29.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.23-29.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.47-29.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.34-29.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:29.30-29.32" } } } }, "ILVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.1-13.139" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "AN": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.20-13.21" } }, "AN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.23-13.25" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:13.59-13.60" } } } }, "INV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.1-350.10" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.18-348.19" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:348.28-348.29" } } } }, "JTAGG": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1431.1-1453.10" }, "parameter_default_values": { "ER1": "ENABLED", "ER2": "ENABLED" }, "ports": { "TCK": { "direction": "input", "bits": [ 2 ] }, "TMS": { "direction": "input", "bits": [ 3 ] }, "TDI": { "direction": "input", "bits": [ 4 ] }, "JTDO2": { "direction": "input", "bits": [ 5 ] }, "JTDO1": { "direction": "input", "bits": [ 6 ] }, "TDO": { "direction": "output", "bits": [ 7 ] }, "JTDI": { "direction": "output", "bits": [ 8 ] }, "JTCK": { "direction": "output", "bits": [ 9 ] }, "JRTI2": { "direction": "output", "bits": [ 10 ] }, "JRTI1": { "direction": "output", "bits": [ 11 ] }, "JSHIFT": { "direction": "output", "bits": [ 12 ] }, "JUPDATE": { "direction": "output", "bits": [ 13 ] }, "JRSTN": { "direction": "output", "bits": [ 14 ] }, "JCE2": { "direction": "output", "bits": [ 15 ] }, "JCE1": { "direction": "output", "bits": [ 16 ] } }, "cells": { }, "netnames": { "JCE1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1452.12-1452.16" } }, "JCE2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1451.12-1451.16" } }, "JRSTN": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1450.12-1450.17" } }, "JRTI1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1447.12-1447.17" } }, "JRTI2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1446.12-1446.17" } }, "JSHIFT": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1448.12-1448.18" } }, "JTCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1445.12-1445.16" } }, "JTDI": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1444.12-1444.16" } }, "JTDO1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1441.11-1441.16" } }, "JTDO2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1440.11-1440.16" } }, "JUPDATE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1449.12-1449.19" } }, "TCK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1435.11-1435.14" } }, "TDI": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1439.11-1439.14" } }, "TDO": { "hide_name": 0, "bits": [ 7 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1443.12-1443.15" } }, "TMS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1437.11-1437.14" } } } }, "L6MUX21": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000001001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.1-72.10" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "SD": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.23-65.25" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.27-65.29" } }, "SD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.31-65.33" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:65.42-65.43" } } } }, "LUT2": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.1-242.10" }, "parameter_default_values": { "INIT": "0000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.19-238.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.22-238.23" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:238.32-238.33" } } } }, "LUT4": { "attributes": { "abc9_lut": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.1-16.10" }, "parameter_default_values": { "INIT": "0000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.19-4.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.22-4.23" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.25-4.26" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.28-4.29" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:4.38-4.39" } } } }, "MULT18X18D": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:216.1-486.10" }, "parameter_default_values": { "CAS_MATCH_REG": "FALSE", "CLK0_DIV": "ENABLED", "CLK1_DIV": "ENABLED", "CLK2_DIV": "ENABLED", "CLK3_DIV": "ENABLED", "GSR": "ENABLED", "HIGHSPEED_CLK": "NONE", "MULT_BYPASS": "DISABLED", "REG_INPUTA_CE": "CE0", "REG_INPUTA_CLK": "NONE", "REG_INPUTA_RST": "RST0", "REG_INPUTB_CE": "CE0", "REG_INPUTB_CLK": "NONE", "REG_INPUTB_RST": "RST0", "REG_INPUTC_CE": "CE0", "REG_INPUTC_CLK": "NONE", "REG_INPUTC_RST": "RST0", "REG_OUTPUT_CE": "CE0", "REG_OUTPUT_CLK": "NONE", "REG_OUTPUT_RST": "RST0", "REG_PIPELINE_CE": "CE0", "REG_PIPELINE_CLK": "NONE", "REG_PIPELINE_RST": "RST0", "RESETMODE": "SYNC", "SOURCEB_MODE": "B_SHIFT" }, "ports": { "A17": { "direction": "input", "bits": [ 2 ] }, "A16": { "direction": "input", "bits": [ 3 ] }, "A15": { "direction": "input", "bits": [ 4 ] }, "A14": { "direction": "input", "bits": [ 5 ] }, "A13": { "direction": "input", "bits": [ 6 ] }, "A12": { "direction": "input", "bits": [ 7 ] }, "A11": { "direction": "input", "bits": [ 8 ] }, "A10": { "direction": "input", "bits": [ 9 ] }, "A9": { "direction": "input", "bits": [ 10 ] }, "A8": { "direction": "input", "bits": [ 11 ] }, "A7": { "direction": "input", "bits": [ 12 ] }, "A6": { "direction": "input", "bits": [ 13 ] }, "A5": { "direction": "input", "bits": [ 14 ] }, "A4": { "direction": "input", "bits": [ 15 ] }, "A3": { "direction": "input", "bits": [ 16 ] }, "A2": { "direction": "input", "bits": [ 17 ] }, "A1": { "direction": "input", "bits": [ 18 ] }, "A0": { "direction": "input", "bits": [ 19 ] }, "B17": { "direction": "input", "bits": [ 20 ] }, "B16": { "direction": "input", "bits": [ 21 ] }, "B15": { "direction": "input", "bits": [ 22 ] }, "B14": { "direction": "input", "bits": [ 23 ] }, "B13": { "direction": "input", "bits": [ 24 ] }, "B12": { "direction": "input", "bits": [ 25 ] }, "B11": { "direction": "input", "bits": [ 26 ] }, "B10": { "direction": "input", "bits": [ 27 ] }, "B9": { "direction": "input", "bits": [ 28 ] }, "B8": { "direction": "input", "bits": [ 29 ] }, "B7": { "direction": "input", "bits": [ 30 ] }, "B6": { "direction": "input", "bits": [ 31 ] }, "B5": { "direction": "input", "bits": [ 32 ] }, "B4": { "direction": "input", "bits": [ 33 ] }, "B3": { "direction": "input", "bits": [ 34 ] }, "B2": { "direction": "input", "bits": [ 35 ] }, "B1": { "direction": "input", "bits": [ 36 ] }, "B0": { "direction": "input", "bits": [ 37 ] }, "C17": { "direction": "input", "bits": [ 38 ] }, "C16": { "direction": "input", "bits": [ 39 ] }, "C15": { "direction": "input", "bits": [ 40 ] }, "C14": { "direction": "input", "bits": [ 41 ] }, "C13": { "direction": "input", "bits": [ 42 ] }, "C12": { "direction": "input", "bits": [ 43 ] }, "C11": { "direction": "input", "bits": [ 44 ] }, "C10": { "direction": "input", "bits": [ 45 ] }, "C9": { "direction": "input", "bits": [ 46 ] }, "C8": { "direction": "input", "bits": [ 47 ] }, "C7": { "direction": "input", "bits": [ 48 ] }, "C6": { "direction": "input", "bits": [ 49 ] }, "C5": { "direction": "input", "bits": [ 50 ] }, "C4": { "direction": "input", "bits": [ 51 ] }, "C3": { "direction": "input", "bits": [ 52 ] }, "C2": { "direction": "input", "bits": [ 53 ] }, "C1": { "direction": "input", "bits": [ 54 ] }, "C0": { "direction": "input", "bits": [ 55 ] }, "SIGNEDA": { "direction": "input", "bits": [ 56 ] }, "SIGNEDB": { "direction": "input", "bits": [ 57 ] }, "SOURCEA": { "direction": "input", "bits": [ 58 ] }, "SOURCEB": { "direction": "input", "bits": [ 59 ] }, "CLK3": { "direction": "input", "bits": [ 60 ] }, "CLK2": { "direction": "input", "bits": [ 61 ] }, "CLK1": { "direction": "input", "bits": [ 62 ] }, "CLK0": { "direction": "input", "bits": [ 63 ] }, "CE3": { "direction": "input", "bits": [ 64 ] }, "CE2": { "direction": "input", "bits": [ 65 ] }, "CE1": { "direction": "input", "bits": [ 66 ] }, "CE0": { "direction": "input", "bits": [ 67 ] }, "RST3": { "direction": "input", "bits": [ 68 ] }, "RST2": { "direction": "input", "bits": [ 69 ] }, "RST1": { "direction": "input", "bits": [ 70 ] }, "RST0": { "direction": "input", "bits": [ 71 ] }, "SRIA17": { "direction": "input", "bits": [ 72 ] }, "SRIA16": { "direction": "input", "bits": [ 73 ] }, "SRIA15": { "direction": "input", "bits": [ 74 ] }, "SRIA14": { "direction": "input", "bits": [ 75 ] }, "SRIA13": { "direction": "input", "bits": [ 76 ] }, "SRIA12": { "direction": "input", "bits": [ 77 ] }, "SRIA11": { "direction": "input", "bits": [ 78 ] }, "SRIA10": { "direction": "input", "bits": [ 79 ] }, "SRIA9": { "direction": "input", "bits": [ 80 ] }, "SRIA8": { "direction": "input", "bits": [ 81 ] }, "SRIA7": { "direction": "input", "bits": [ 82 ] }, "SRIA6": { "direction": "input", "bits": [ 83 ] }, "SRIA5": { "direction": "input", "bits": [ 84 ] }, "SRIA4": { "direction": "input", "bits": [ 85 ] }, "SRIA3": { "direction": "input", "bits": [ 86 ] }, "SRIA2": { "direction": "input", "bits": [ 87 ] }, "SRIA1": { "direction": "input", "bits": [ 88 ] }, "SRIA0": { "direction": "input", "bits": [ 89 ] }, "SRIB17": { "direction": "input", "bits": [ 90 ] }, "SRIB16": { "direction": "input", "bits": [ 91 ] }, "SRIB15": { "direction": "input", "bits": [ 92 ] }, "SRIB14": { "direction": "input", "bits": [ 93 ] }, "SRIB13": { "direction": "input", "bits": [ 94 ] }, "SRIB12": { "direction": "input", "bits": [ 95 ] }, "SRIB11": { "direction": "input", "bits": [ 96 ] }, "SRIB10": { "direction": "input", "bits": [ 97 ] }, "SRIB9": { "direction": "input", "bits": [ 98 ] }, "SRIB8": { "direction": "input", "bits": [ 99 ] }, "SRIB7": { "direction": "input", "bits": [ 100 ] }, "SRIB6": { "direction": "input", "bits": [ 101 ] }, "SRIB5": { "direction": "input", "bits": [ 102 ] }, "SRIB4": { "direction": "input", "bits": [ 103 ] }, "SRIB3": { "direction": "input", "bits": [ 104 ] }, "SRIB2": { "direction": "input", "bits": [ 105 ] }, "SRIB1": { "direction": "input", "bits": [ 106 ] }, "SRIB0": { "direction": "input", "bits": [ 107 ] }, "SROA17": { "direction": "output", "bits": [ 108 ] }, "SROA16": { "direction": "output", "bits": [ 109 ] }, "SROA15": { "direction": "output", "bits": [ 110 ] }, "SROA14": { "direction": "output", "bits": [ 111 ] }, "SROA13": { "direction": "output", "bits": [ 112 ] }, "SROA12": { "direction": "output", "bits": [ 113 ] }, "SROA11": { "direction": "output", "bits": [ 114 ] }, "SROA10": { "direction": "output", "bits": [ 115 ] }, "SROA9": { "direction": "output", "bits": [ 116 ] }, "SROA8": { "direction": "output", "bits": [ 117 ] }, "SROA7": { "direction": "output", "bits": [ 118 ] }, "SROA6": { "direction": "output", "bits": [ 119 ] }, "SROA5": { "direction": "output", "bits": [ 120 ] }, "SROA4": { "direction": "output", "bits": [ 121 ] }, "SROA3": { "direction": "output", "bits": [ 122 ] }, "SROA2": { "direction": "output", "bits": [ 123 ] }, "SROA1": { "direction": "output", "bits": [ 124 ] }, "SROA0": { "direction": "output", "bits": [ 125 ] }, "SROB17": { "direction": "output", "bits": [ 126 ] }, "SROB16": { "direction": "output", "bits": [ 127 ] }, "SROB15": { "direction": "output", "bits": [ 128 ] }, "SROB14": { "direction": "output", "bits": [ 129 ] }, "SROB13": { "direction": "output", "bits": [ 130 ] }, "SROB12": { "direction": "output", "bits": [ 131 ] }, "SROB11": { "direction": "output", "bits": [ 132 ] }, "SROB10": { "direction": "output", "bits": [ 133 ] }, "SROB9": { "direction": "output", "bits": [ 134 ] }, "SROB8": { "direction": "output", "bits": [ 135 ] }, "SROB7": { "direction": "output", "bits": [ 136 ] }, "SROB6": { "direction": "output", "bits": [ 137 ] }, "SROB5": { "direction": "output", "bits": [ 138 ] }, "SROB4": { "direction": "output", "bits": [ 139 ] }, "SROB3": { "direction": "output", "bits": [ 140 ] }, "SROB2": { "direction": "output", "bits": [ 141 ] }, "SROB1": { "direction": "output", "bits": [ 142 ] }, "SROB0": { "direction": "output", "bits": [ 143 ] }, "ROA17": { "direction": "output", "bits": [ 144 ] }, "ROA16": { "direction": "output", "bits": [ 145 ] }, "ROA15": { "direction": "output", "bits": [ 146 ] }, "ROA14": { "direction": "output", "bits": [ 147 ] }, "ROA13": { "direction": "output", "bits": [ 148 ] }, "ROA12": { "direction": "output", "bits": [ 149 ] }, "ROA11": { "direction": "output", "bits": [ 150 ] }, "ROA10": { "direction": "output", "bits": [ 151 ] }, "ROA9": { "direction": "output", "bits": [ 152 ] }, "ROA8": { "direction": "output", "bits": [ 153 ] }, "ROA7": { "direction": "output", "bits": [ 154 ] }, "ROA6": { "direction": "output", "bits": [ 155 ] }, "ROA5": { "direction": "output", "bits": [ 156 ] }, "ROA4": { "direction": "output", "bits": [ 157 ] }, "ROA3": { "direction": "output", "bits": [ 158 ] }, "ROA2": { "direction": "output", "bits": [ 159 ] }, "ROA1": { "direction": "output", "bits": [ 160 ] }, "ROA0": { "direction": "output", "bits": [ 161 ] }, "ROB17": { "direction": "output", "bits": [ 162 ] }, "ROB16": { "direction": "output", "bits": [ 163 ] }, "ROB15": { "direction": "output", "bits": [ 164 ] }, "ROB14": { "direction": "output", "bits": [ 165 ] }, "ROB13": { "direction": "output", "bits": [ 166 ] }, "ROB12": { "direction": "output", "bits": [ 167 ] }, "ROB11": { "direction": "output", "bits": [ 168 ] }, "ROB10": { "direction": "output", "bits": [ 169 ] }, "ROB9": { "direction": "output", "bits": [ 170 ] }, "ROB8": { "direction": "output", "bits": [ 171 ] }, "ROB7": { "direction": "output", "bits": [ 172 ] }, "ROB6": { "direction": "output", "bits": [ 173 ] }, "ROB5": { "direction": "output", "bits": [ 174 ] }, "ROB4": { "direction": "output", "bits": [ 175 ] }, "ROB3": { "direction": "output", "bits": [ 176 ] }, "ROB2": { "direction": "output", "bits": [ 177 ] }, "ROB1": { "direction": "output", "bits": [ 178 ] }, "ROB0": { "direction": "output", "bits": [ 179 ] }, "ROC17": { "direction": "output", "bits": [ 180 ] }, "ROC16": { "direction": "output", "bits": [ 181 ] }, "ROC15": { "direction": "output", "bits": [ 182 ] }, "ROC14": { "direction": "output", "bits": [ 183 ] }, "ROC13": { "direction": "output", "bits": [ 184 ] }, "ROC12": { "direction": "output", "bits": [ 185 ] }, "ROC11": { "direction": "output", "bits": [ 186 ] }, "ROC10": { "direction": "output", "bits": [ 187 ] }, "ROC9": { "direction": "output", "bits": [ 188 ] }, "ROC8": { "direction": "output", "bits": [ 189 ] }, "ROC7": { "direction": "output", "bits": [ 190 ] }, "ROC6": { "direction": "output", "bits": [ 191 ] }, "ROC5": { "direction": "output", "bits": [ 192 ] }, "ROC4": { "direction": "output", "bits": [ 193 ] }, "ROC3": { "direction": "output", "bits": [ 194 ] }, "ROC2": { "direction": "output", "bits": [ 195 ] }, "ROC1": { "direction": "output", "bits": [ 196 ] }, "ROC0": { "direction": "output", "bits": [ 197 ] }, "P35": { "direction": "output", "bits": [ 198 ] }, "P34": { "direction": "output", "bits": [ 199 ] }, "P33": { "direction": "output", "bits": [ 200 ] }, "P32": { "direction": "output", "bits": [ 201 ] }, "P31": { "direction": "output", "bits": [ 202 ] }, "P30": { "direction": "output", "bits": [ 203 ] }, "P29": { "direction": "output", "bits": [ 204 ] }, "P28": { "direction": "output", "bits": [ 205 ] }, "P27": { "direction": "output", "bits": [ 206 ] }, "P26": { "direction": "output", "bits": [ 207 ] }, "P25": { "direction": "output", "bits": [ 208 ] }, "P24": { "direction": "output", "bits": [ 209 ] }, "P23": { "direction": "output", "bits": [ 210 ] }, "P22": { "direction": "output", "bits": [ 211 ] }, "P21": { "direction": "output", "bits": [ 212 ] }, "P20": { "direction": "output", "bits": [ 213 ] }, "P19": { "direction": "output", "bits": [ 214 ] }, "P18": { "direction": "output", "bits": [ 215 ] }, "P17": { "direction": "output", "bits": [ 216 ] }, "P16": { "direction": "output", "bits": [ 217 ] }, "P15": { "direction": "output", "bits": [ 218 ] }, "P14": { "direction": "output", "bits": [ 219 ] }, "P13": { "direction": "output", "bits": [ 220 ] }, "P12": { "direction": "output", "bits": [ 221 ] }, "P11": { "direction": "output", "bits": [ 222 ] }, "P10": { "direction": "output", "bits": [ 223 ] }, "P9": { "direction": "output", "bits": [ 224 ] }, "P8": { "direction": "output", "bits": [ 225 ] }, "P7": { "direction": "output", "bits": [ 226 ] }, "P6": { "direction": "output", "bits": [ 227 ] }, "P5": { "direction": "output", "bits": [ 228 ] }, "P4": { "direction": "output", "bits": [ 229 ] }, "P3": { "direction": "output", "bits": [ 230 ] }, "P2": { "direction": "output", "bits": [ 231 ] }, "P1": { "direction": "output", "bits": [ 232 ] }, "P0": { "direction": "output", "bits": [ 233 ] }, "SIGNEDP": { "direction": "output", "bits": [ 234 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:270.11-270.13" } }, "A1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:269.11-269.13" } }, "A10": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:260.11-260.14" } }, "A11": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:259.11-259.14" } }, "A12": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:258.11-258.14" } }, "A13": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:257.11-257.14" } }, "A14": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:256.11-256.14" } }, "A15": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:255.11-255.14" } }, "A16": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:254.11-254.14" } }, "A17": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:253.11-253.14" } }, "A2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:268.11-268.13" } }, "A3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:267.11-267.13" } }, "A4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:266.11-266.13" } }, "A5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:265.11-265.13" } }, "A6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:264.11-264.13" } }, "A7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:263.11-263.13" } }, "A8": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:262.11-262.13" } }, "A9": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:261.11-261.13" } }, "B0": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:288.11-288.13" } }, "B1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:287.11-287.13" } }, "B10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:278.11-278.14" } }, "B11": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:277.11-277.14" } }, "B12": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:276.11-276.14" } }, "B13": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:275.11-275.14" } }, "B14": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:274.11-274.14" } }, "B15": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:273.11-273.14" } }, "B16": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:272.11-272.14" } }, "B17": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:271.11-271.14" } }, "B2": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:286.11-286.13" } }, "B3": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:285.11-285.13" } }, "B4": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:284.11-284.13" } }, "B5": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:283.11-283.13" } }, "B6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:282.11-282.13" } }, "B7": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:281.11-281.13" } }, "B8": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:280.11-280.13" } }, "B9": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:279.11-279.13" } }, "C0": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:306.11-306.13" } }, "C1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:305.11-305.13" } }, "C10": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:296.11-296.14" } }, "C11": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:295.11-295.14" } }, "C12": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:294.11-294.14" } }, "C13": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:293.11-293.14" } }, "C14": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:292.11-292.14" } }, "C15": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:291.11-291.14" } }, "C16": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:290.11-290.14" } }, "C17": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:289.11-289.14" } }, "C2": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:304.11-304.13" } }, "C3": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:303.11-303.13" } }, "C4": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:302.11-302.13" } }, "C5": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:301.11-301.13" } }, "C6": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:300.11-300.13" } }, "C7": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:299.11-299.13" } }, "C8": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:298.11-298.13" } }, "C9": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:297.11-297.13" } }, "CE0": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:318.11-318.14" } }, "CE1": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:317.11-317.14" } }, "CE2": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:316.11-316.14" } }, "CE3": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:315.11-315.14" } }, "CLK0": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:314.11-314.15" } }, "CLK1": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:313.11-313.15" } }, "CLK2": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:312.11-312.15" } }, "CLK3": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:311.11-311.15" } }, "P0": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:484.12-484.14" } }, "P1": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:483.12-483.14" } }, "P10": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:474.12-474.15" } }, "P11": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:473.12-473.15" } }, "P12": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:472.12-472.15" } }, "P13": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:471.12-471.15" } }, "P14": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:470.12-470.15" } }, "P15": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:469.12-469.15" } }, "P16": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:468.12-468.15" } }, "P17": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:467.12-467.15" } }, "P18": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:466.12-466.15" } }, "P19": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:465.12-465.15" } }, "P2": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:482.12-482.14" } }, "P20": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:464.12-464.15" } }, "P21": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:463.12-463.15" } }, "P22": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:462.12-462.15" } }, "P23": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:461.12-461.15" } }, "P24": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:460.12-460.15" } }, "P25": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:459.12-459.15" } }, "P26": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:458.12-458.15" } }, "P27": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:457.12-457.15" } }, "P28": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:456.12-456.15" } }, "P29": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:455.12-455.15" } }, "P3": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:481.12-481.14" } }, "P30": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:454.12-454.15" } }, "P31": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:453.12-453.15" } }, "P32": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:452.12-452.15" } }, "P33": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:451.12-451.15" } }, "P34": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:450.12-450.15" } }, "P35": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:449.12-449.15" } }, "P4": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:480.12-480.14" } }, "P5": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:479.12-479.14" } }, "P6": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:478.12-478.14" } }, "P7": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:477.12-477.14" } }, "P8": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:476.12-476.14" } }, "P9": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:475.12-475.14" } }, "ROA0": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:412.12-412.16" } }, "ROA1": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:411.12-411.16" } }, "ROA10": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:402.12-402.17" } }, "ROA11": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:401.12-401.17" } }, "ROA12": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:400.12-400.17" } }, "ROA13": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:399.12-399.17" } }, "ROA14": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:398.12-398.17" } }, "ROA15": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:397.12-397.17" } }, "ROA16": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:396.12-396.17" } }, "ROA17": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:395.12-395.17" } }, "ROA2": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:410.12-410.16" } }, "ROA3": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:409.12-409.16" } }, "ROA4": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:408.12-408.16" } }, "ROA5": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:407.12-407.16" } }, "ROA6": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:406.12-406.16" } }, "ROA7": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:405.12-405.16" } }, "ROA8": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:404.12-404.16" } }, "ROA9": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:403.12-403.16" } }, "ROB0": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:430.12-430.16" } }, "ROB1": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:429.12-429.16" } }, "ROB10": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:420.12-420.17" } }, "ROB11": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:419.12-419.17" } }, "ROB12": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:418.12-418.17" } }, "ROB13": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:417.12-417.17" } }, "ROB14": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:416.12-416.17" } }, "ROB15": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:415.12-415.17" } }, "ROB16": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:414.12-414.17" } }, "ROB17": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:413.12-413.17" } }, "ROB2": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:428.12-428.16" } }, "ROB3": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:427.12-427.16" } }, "ROB4": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:426.12-426.16" } }, "ROB5": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:425.12-425.16" } }, "ROB6": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:424.12-424.16" } }, "ROB7": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:423.12-423.16" } }, "ROB8": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:422.12-422.16" } }, "ROB9": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:421.12-421.16" } }, "ROC0": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:448.12-448.16" } }, "ROC1": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:447.12-447.16" } }, "ROC10": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:438.12-438.17" } }, "ROC11": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:437.12-437.17" } }, "ROC12": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:436.12-436.17" } }, "ROC13": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:435.12-435.17" } }, "ROC14": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:434.12-434.17" } }, "ROC15": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:433.12-433.17" } }, "ROC16": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:432.12-432.17" } }, "ROC17": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:431.12-431.17" } }, "ROC2": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:446.12-446.16" } }, "ROC3": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:445.12-445.16" } }, "ROC4": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:444.12-444.16" } }, "ROC5": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:443.12-443.16" } }, "ROC6": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:442.12-442.16" } }, "ROC7": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:441.12-441.16" } }, "ROC8": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:440.12-440.16" } }, "ROC9": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:439.12-439.16" } }, "RST0": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:322.11-322.15" } }, "RST1": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:321.11-321.15" } }, "RST2": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:320.11-320.15" } }, "RST3": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:319.11-319.15" } }, "SIGNEDA": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:307.11-307.18" } }, "SIGNEDB": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:308.11-308.18" } }, "SIGNEDP": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:485.12-485.19" } }, "SOURCEA": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:309.11-309.18" } }, "SOURCEB": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:310.11-310.18" } }, "SRIA0": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:340.11-340.16" } }, "SRIA1": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:339.11-339.16" } }, "SRIA10": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:330.11-330.17" } }, "SRIA11": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:329.11-329.17" } }, "SRIA12": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:328.11-328.17" } }, "SRIA13": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:327.11-327.17" } }, "SRIA14": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:326.11-326.17" } }, "SRIA15": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:325.11-325.17" } }, "SRIA16": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:324.11-324.17" } }, "SRIA17": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:323.11-323.17" } }, "SRIA2": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:338.11-338.16" } }, "SRIA3": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:337.11-337.16" } }, "SRIA4": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:336.11-336.16" } }, "SRIA5": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:335.11-335.16" } }, "SRIA6": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:334.11-334.16" } }, "SRIA7": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:333.11-333.16" } }, "SRIA8": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:332.11-332.16" } }, "SRIA9": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:331.11-331.16" } }, "SRIB0": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:358.11-358.16" } }, "SRIB1": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:357.11-357.16" } }, "SRIB10": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:348.11-348.17" } }, "SRIB11": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:347.11-347.17" } }, "SRIB12": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:346.11-346.17" } }, "SRIB13": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:345.11-345.17" } }, "SRIB14": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:344.11-344.17" } }, "SRIB15": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:343.11-343.17" } }, "SRIB16": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:342.11-342.17" } }, "SRIB17": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:341.11-341.17" } }, "SRIB2": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:356.11-356.16" } }, "SRIB3": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:355.11-355.16" } }, "SRIB4": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:354.11-354.16" } }, "SRIB5": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:353.11-353.16" } }, "SRIB6": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:352.11-352.16" } }, "SRIB7": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:351.11-351.16" } }, "SRIB8": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:350.11-350.16" } }, "SRIB9": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:349.11-349.16" } }, "SROA0": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:376.12-376.17" } }, "SROA1": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:375.12-375.17" } }, "SROA10": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:366.12-366.18" } }, "SROA11": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:365.12-365.18" } }, "SROA12": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:364.12-364.18" } }, "SROA13": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:363.12-363.18" } }, "SROA14": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:362.12-362.18" } }, "SROA15": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:361.12-361.18" } }, "SROA16": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:360.12-360.18" } }, "SROA17": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:359.12-359.18" } }, "SROA2": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:374.12-374.17" } }, "SROA3": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:373.12-373.17" } }, "SROA4": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:372.12-372.17" } }, "SROA5": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:371.12-371.17" } }, "SROA6": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:370.12-370.17" } }, "SROA7": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:369.12-369.17" } }, "SROA8": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:368.12-368.17" } }, "SROA9": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:367.12-367.17" } }, "SROB0": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:394.12-394.17" } }, "SROB1": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:393.12-393.17" } }, "SROB10": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:384.12-384.18" } }, "SROB11": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:383.12-383.18" } }, "SROB12": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:382.12-382.18" } }, "SROB13": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:381.12-381.18" } }, "SROB14": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:380.12-380.18" } }, "SROB15": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:379.12-379.18" } }, "SROB16": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:378.12-378.18" } }, "SROB17": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:377.12-377.18" } }, "SROB2": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:392.12-392.17" } }, "SROB3": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:391.12-391.17" } }, "SROB4": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:390.12-390.17" } }, "SROB5": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:389.12-389.17" } }, "SROB6": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:388.12-388.17" } }, "SROB7": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:387.12-387.17" } }, "SROB8": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:386.12-386.17" } }, "SROB9": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:385.12-385.17" } } } }, "OB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.1-5.157" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.20-5.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:5.59-5.60" } } } }, "OBCO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.1-9.90" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "OT": { "direction": "output", "bits": [ 3 ] }, "OC": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.20-9.21" } }, "OC": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.38-9.40" } }, "OT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:9.34-9.36" } } } }, "OBZ": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.1-6.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.20-6.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.59-6.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:6.23-6.24" } } } }, "OBZPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.1-8.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.20-8.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.59-8.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:8.23-8.24" } } } }, "OBZPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.1-7.164" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.20-7.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.59-7.60" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:7.23-7.24" } } } }, "ODDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1255.1-1268.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D6": { "direction": "input", "bits": [ 5 ] }, "D5": { "direction": "input", "bits": [ 6 ] }, "D4": { "direction": "input", "bits": [ 7 ] }, "D3": { "direction": "input", "bits": [ 8 ] }, "D2": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "D0": { "direction": "input", "bits": [ 11 ] }, "Q": { "direction": "output", "bits": [ 12 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1266.11-1266.13" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1265.11-1265.13" } }, "D2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1264.11-1264.13" } }, "D3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1263.11-1263.13" } }, "D4": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1262.11-1262.13" } }, "D5": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1261.11-1261.13" } }, "D6": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1260.11-1260.13" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1258.11-1258.15" } }, "Q": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1267.12-1267.13" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1259.11-1259.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1257.11-1257.15" } } } }, "ODDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1232.1-1239.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "D0": { "direction": "input", "bits": [ 4 ] }, "D1": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1236.11-1236.13" } }, "D1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1237.11-1237.13" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1238.12-1238.13" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1235.11-1235.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1234.11-1234.15" } } } }, "ODDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1308.1-1319.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D3": { "direction": "input", "bits": [ 2 ] }, "D2": { "direction": "input", "bits": [ 3 ] }, "D1": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "DQSW270": { "direction": "input", "bits": [ 6 ] }, "SCLK": { "direction": "input", "bits": [ 7 ] }, "ECLK": { "direction": "input", "bits": [ 8 ] }, "RST": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1313.11-1313.13" } }, "D1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1312.11-1312.13" } }, "D2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1311.11-1311.13" } }, "D3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1310.11-1310.13" } }, "DQSW270": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1314.11-1314.18" } }, "ECLK": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1316.11-1316.15" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1318.12-1318.13" } }, "RST": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1317.11-1317.14" } }, "SCLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1315.11-1315.15" } } } }, "ODDRX2DQSB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1322.1-1333.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D3": { "direction": "input", "bits": [ 2 ] }, "D2": { "direction": "input", "bits": [ 3 ] }, "D1": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "SCLK": { "direction": "input", "bits": [ 6 ] }, "ECLK": { "direction": "input", "bits": [ 7 ] }, "DQSW": { "direction": "input", "bits": [ 8 ] }, "RST": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1327.11-1327.13" } }, "D1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1326.11-1326.13" } }, "D2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1325.11-1325.13" } }, "D3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1324.11-1324.13" } }, "DQSW": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1330.11-1330.15" } }, "ECLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1329.11-1329.15" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1332.12-1332.13" } }, "RST": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1331.11-1331.14" } }, "SCLK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1328.11-1328.15" } } } }, "ODDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1242.1-1252.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D3": { "direction": "input", "bits": [ 5 ] }, "D2": { "direction": "input", "bits": [ 6 ] }, "D1": { "direction": "input", "bits": [ 7 ] }, "D0": { "direction": "input", "bits": [ 8 ] }, "Q": { "direction": "output", "bits": [ 9 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1250.11-1250.13" } }, "D1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1249.11-1249.13" } }, "D2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1248.11-1248.13" } }, "D3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1247.11-1247.13" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1245.11-1245.15" } }, "Q": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1251.12-1251.13" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1246.11-1246.14" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1244.11-1244.15" } } } }, "OFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.1-31.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.27-31.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.23-31.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.47-31.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.34-31.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:31.30-31.32" } } } }, "OFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.1-32.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.23-32.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.27-32.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.47-32.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.34-32.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:32.30-32.32" } } } }, "OFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.1-33.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.23-33.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.27-33.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.47-33.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.34-33.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:33.30-33.32" } } } }, "OFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.1-34.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.27-34.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.23-34.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.47-34.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.34-34.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_ff.vh:34.30-34.32" } } } }, "OLVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.1-14.146" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] }, "ZN": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.20-14.21" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.59-14.60" } }, "ZN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_io.vh:14.69-14.71" } } } }, "OSCG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1413.1-1416.10" }, "parameter_default_values": { "DIV": "00000000000000000000000010000000" }, "ports": { "OSC": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSC": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1415.12-1415.15" } } } }, "OSHX2A": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1271.1-1279.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D1": { "direction": "input", "bits": [ 2 ] }, "D0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1274.11-1274.13" } }, "D1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1273.11-1273.13" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1276.11-1276.15" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1278.12-1278.13" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1277.11-1277.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1275.11-1275.15" } } } }, "PCSCLKDIV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1020.1-1029.10" }, "parameter_default_values": { "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "SEL2": { "direction": "input", "bits": [ 4 ] }, "SEL1": { "direction": "input", "bits": [ 5 ] }, "SEL0": { "direction": "input", "bits": [ 6 ] }, "CDIV1": { "direction": "output", "bits": [ 7 ] }, "CDIVX": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "CDIV1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1027.12-1027.17" } }, "CDIVX": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1028.12-1028.17" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1022.11-1022.15" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1023.11-1023.14" } }, "SEL0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1026.11-1026.15" } }, "SEL1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1025.11-1025.15" } }, "SEL2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1024.11-1024.15" } } } }, "PDPW16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:21.1-213.10" }, "parameter_default_values": { "ASYNC_RESET_RELEASE": "SYNC", "CLKRMUX": "CLKR", "CLKWMUX": "CLKW", "CSDECODE_R": "0b000", "CSDECODE_W": "0b000", "DATA_WIDTH_R": "00000000000000000000000000100100", "DATA_WIDTH_W": "00000000000000000000000000100100", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_DATA": "STATIC", "REGMODE": "NOREG", "RESETMODE": "SYNC" }, "ports": { "DI35": { "direction": "input", "bits": [ 2 ] }, "DI34": { "direction": "input", "bits": [ 3 ] }, "DI33": { "direction": "input", "bits": [ 4 ] }, "DI32": { "direction": "input", "bits": [ 5 ] }, "DI31": { "direction": "input", "bits": [ 6 ] }, "DI30": { "direction": "input", "bits": [ 7 ] }, "DI29": { "direction": "input", "bits": [ 8 ] }, "DI28": { "direction": "input", "bits": [ 9 ] }, "DI27": { "direction": "input", "bits": [ 10 ] }, "DI26": { "direction": "input", "bits": [ 11 ] }, "DI25": { "direction": "input", "bits": [ 12 ] }, "DI24": { "direction": "input", "bits": [ 13 ] }, "DI23": { "direction": "input", "bits": [ 14 ] }, "DI22": { "direction": "input", "bits": [ 15 ] }, "DI21": { "direction": "input", "bits": [ 16 ] }, "DI20": { "direction": "input", "bits": [ 17 ] }, "DI19": { "direction": "input", "bits": [ 18 ] }, "DI18": { "direction": "input", "bits": [ 19 ] }, "DI17": { "direction": "input", "bits": [ 20 ] }, "DI16": { "direction": "input", "bits": [ 21 ] }, "DI15": { "direction": "input", "bits": [ 22 ] }, "DI14": { "direction": "input", "bits": [ 23 ] }, "DI13": { "direction": "input", "bits": [ 24 ] }, "DI12": { "direction": "input", "bits": [ 25 ] }, "DI11": { "direction": "input", "bits": [ 26 ] }, "DI10": { "direction": "input", "bits": [ 27 ] }, "DI9": { "direction": "input", "bits": [ 28 ] }, "DI8": { "direction": "input", "bits": [ 29 ] }, "DI7": { "direction": "input", "bits": [ 30 ] }, "DI6": { "direction": "input", "bits": [ 31 ] }, "DI5": { "direction": "input", "bits": [ 32 ] }, "DI4": { "direction": "input", "bits": [ 33 ] }, "DI3": { "direction": "input", "bits": [ 34 ] }, "DI2": { "direction": "input", "bits": [ 35 ] }, "DI1": { "direction": "input", "bits": [ 36 ] }, "DI0": { "direction": "input", "bits": [ 37 ] }, "ADW8": { "direction": "input", "bits": [ 38 ] }, "ADW7": { "direction": "input", "bits": [ 39 ] }, "ADW6": { "direction": "input", "bits": [ 40 ] }, "ADW5": { "direction": "input", "bits": [ 41 ] }, "ADW4": { "direction": "input", "bits": [ 42 ] }, "ADW3": { "direction": "input", "bits": [ 43 ] }, "ADW2": { "direction": "input", "bits": [ 44 ] }, "ADW1": { "direction": "input", "bits": [ 45 ] }, "ADW0": { "direction": "input", "bits": [ 46 ] }, "BE3": { "direction": "input", "bits": [ 47 ] }, "BE2": { "direction": "input", "bits": [ 48 ] }, "BE1": { "direction": "input", "bits": [ 49 ] }, "BE0": { "direction": "input", "bits": [ 50 ] }, "CEW": { "direction": "input", "bits": [ 51 ] }, "CLKW": { "direction": "input", "bits": [ 52 ] }, "CSW2": { "direction": "input", "bits": [ 53 ] }, "CSW1": { "direction": "input", "bits": [ 54 ] }, "CSW0": { "direction": "input", "bits": [ 55 ] }, "ADR13": { "direction": "input", "bits": [ 56 ] }, "ADR12": { "direction": "input", "bits": [ 57 ] }, "ADR11": { "direction": "input", "bits": [ 58 ] }, "ADR10": { "direction": "input", "bits": [ 59 ] }, "ADR9": { "direction": "input", "bits": [ 60 ] }, "ADR8": { "direction": "input", "bits": [ 61 ] }, "ADR7": { "direction": "input", "bits": [ 62 ] }, "ADR6": { "direction": "input", "bits": [ 63 ] }, "ADR5": { "direction": "input", "bits": [ 64 ] }, "ADR4": { "direction": "input", "bits": [ 65 ] }, "ADR3": { "direction": "input", "bits": [ 66 ] }, "ADR2": { "direction": "input", "bits": [ 67 ] }, "ADR1": { "direction": "input", "bits": [ 68 ] }, "ADR0": { "direction": "input", "bits": [ 69 ] }, "CER": { "direction": "input", "bits": [ 70 ] }, "OCER": { "direction": "input", "bits": [ 71 ] }, "CLKR": { "direction": "input", "bits": [ 72 ] }, "CSR2": { "direction": "input", "bits": [ 73 ] }, "CSR1": { "direction": "input", "bits": [ 74 ] }, "CSR0": { "direction": "input", "bits": [ 75 ] }, "RST": { "direction": "input", "bits": [ 76 ] }, "DO35": { "direction": "output", "bits": [ 77 ] }, "DO34": { "direction": "output", "bits": [ 78 ] }, "DO33": { "direction": "output", "bits": [ 79 ] }, "DO32": { "direction": "output", "bits": [ 80 ] }, "DO31": { "direction": "output", "bits": [ 81 ] }, "DO30": { "direction": "output", "bits": [ 82 ] }, "DO29": { "direction": "output", "bits": [ 83 ] }, "DO28": { "direction": "output", "bits": [ 84 ] }, "DO27": { "direction": "output", "bits": [ 85 ] }, "DO26": { "direction": "output", "bits": [ 86 ] }, "DO25": { "direction": "output", "bits": [ 87 ] }, "DO24": { "direction": "output", "bits": [ 88 ] }, "DO23": { "direction": "output", "bits": [ 89 ] }, "DO22": { "direction": "output", "bits": [ 90 ] }, "DO21": { "direction": "output", "bits": [ 91 ] }, "DO20": { "direction": "output", "bits": [ 92 ] }, "DO19": { "direction": "output", "bits": [ 93 ] }, "DO18": { "direction": "output", "bits": [ 94 ] }, "DO17": { "direction": "output", "bits": [ 95 ] }, "DO16": { "direction": "output", "bits": [ 96 ] }, "DO15": { "direction": "output", "bits": [ 97 ] }, "DO14": { "direction": "output", "bits": [ 98 ] }, "DO13": { "direction": "output", "bits": [ 99 ] }, "DO12": { "direction": "output", "bits": [ 100 ] }, "DO11": { "direction": "output", "bits": [ 101 ] }, "DO10": { "direction": "output", "bits": [ 102 ] }, "DO9": { "direction": "output", "bits": [ 103 ] }, "DO8": { "direction": "output", "bits": [ 104 ] }, "DO7": { "direction": "output", "bits": [ 105 ] }, "DO6": { "direction": "output", "bits": [ 106 ] }, "DO5": { "direction": "output", "bits": [ 107 ] }, "DO4": { "direction": "output", "bits": [ 108 ] }, "DO3": { "direction": "output", "bits": [ 109 ] }, "DO2": { "direction": "output", "bits": [ 110 ] }, "DO1": { "direction": "output", "bits": [ 111 ] }, "DO0": { "direction": "output", "bits": [ 112 ] } }, "cells": { }, "netnames": { "ADR0": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:169.11-169.15" } }, "ADR1": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:168.11-168.15" } }, "ADR10": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:159.11-159.16" } }, "ADR11": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:158.11-158.16" } }, "ADR12": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:157.11-157.16" } }, "ADR13": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:156.11-156.16" } }, "ADR2": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:167.11-167.15" } }, "ADR3": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:166.11-166.15" } }, "ADR4": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:165.11-165.15" } }, "ADR5": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:164.11-164.15" } }, "ADR6": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:163.11-163.15" } }, "ADR7": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:162.11-162.15" } }, "ADR8": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:161.11-161.15" } }, "ADR9": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:160.11-160.15" } }, "ADW0": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:146.11-146.15" } }, "ADW1": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:145.11-145.15" } }, "ADW2": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:144.11-144.15" } }, "ADW3": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:143.11-143.15" } }, "ADW4": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:142.11-142.15" } }, "ADW5": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:141.11-141.15" } }, "ADW6": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:140.11-140.15" } }, "ADW7": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:139.11-139.15" } }, "ADW8": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:138.11-138.15" } }, "BE0": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:150.11-150.14" } }, "BE1": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:149.11-149.14" } }, "BE2": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:148.11-148.14" } }, "BE3": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:147.11-147.14" } }, "CER": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:170.11-170.14" } }, "CEW": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:151.11-151.14" } }, "CLKR": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:172.11-172.15" } }, "CLKW": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:152.11-152.15" } }, "CSR0": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:175.11-175.15" } }, "CSR1": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:174.11-174.15" } }, "CSR2": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:173.11-173.15" } }, "CSW0": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:155.11-155.15" } }, "CSW1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:154.11-154.15" } }, "CSW2": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:153.11-153.15" } }, "DI0": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:137.11-137.14" } }, "DI1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:136.11-136.14" } }, "DI10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:127.11-127.15" } }, "DI11": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:126.11-126.15" } }, "DI12": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:125.11-125.15" } }, "DI13": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:124.11-124.15" } }, "DI14": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:123.11-123.15" } }, "DI15": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:122.11-122.15" } }, "DI16": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:121.11-121.15" } }, "DI17": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:120.11-120.15" } }, "DI18": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:119.11-119.15" } }, "DI19": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:118.11-118.15" } }, "DI2": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:135.11-135.14" } }, "DI20": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:117.11-117.15" } }, "DI21": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:116.11-116.15" } }, "DI22": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:115.11-115.15" } }, "DI23": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:114.11-114.15" } }, "DI24": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:113.11-113.15" } }, "DI25": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:112.11-112.15" } }, "DI26": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:111.11-111.15" } }, "DI27": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:110.11-110.15" } }, "DI28": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:109.11-109.15" } }, "DI29": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:108.11-108.15" } }, "DI3": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:134.11-134.14" } }, "DI30": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:107.11-107.15" } }, "DI31": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:106.11-106.15" } }, "DI32": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:105.11-105.15" } }, "DI33": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:104.11-104.15" } }, "DI34": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:103.11-103.15" } }, "DI35": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:102.11-102.15" } }, "DI4": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:133.11-133.14" } }, "DI5": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:132.11-132.14" } }, "DI6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:131.11-131.14" } }, "DI7": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:130.11-130.14" } }, "DI8": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:129.11-129.14" } }, "DI9": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:128.11-128.14" } }, "DO0": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:212.12-212.15" } }, "DO1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:211.12-211.15" } }, "DO10": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:202.12-202.16" } }, "DO11": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:201.12-201.16" } }, "DO12": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:200.12-200.16" } }, "DO13": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:199.12-199.16" } }, "DO14": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:198.12-198.16" } }, "DO15": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:197.12-197.16" } }, "DO16": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:196.12-196.16" } }, "DO17": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:195.12-195.16" } }, "DO18": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:194.12-194.16" } }, "DO19": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:193.12-193.16" } }, "DO2": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:210.12-210.15" } }, "DO20": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:192.12-192.16" } }, "DO21": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:191.12-191.16" } }, "DO22": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:190.12-190.16" } }, "DO23": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:189.12-189.16" } }, "DO24": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:188.12-188.16" } }, "DO25": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:187.12-187.16" } }, "DO26": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:186.12-186.16" } }, "DO27": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:185.12-185.16" } }, "DO28": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:184.12-184.16" } }, "DO29": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:183.12-183.16" } }, "DO3": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:209.12-209.15" } }, "DO30": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:182.12-182.16" } }, "DO31": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:181.12-181.16" } }, "DO32": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:180.12-180.16" } }, "DO33": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:179.12-179.16" } }, "DO34": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:178.12-178.16" } }, "DO35": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:177.12-177.16" } }, "DO4": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:208.12-208.15" } }, "DO5": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:207.12-207.15" } }, "DO6": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:206.12-206.15" } }, "DO7": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:205.12-205.15" } }, "DO8": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:204.12-204.15" } }, "DO9": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:203.12-203.15" } }, "OCER": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:171.11-171.15" } }, "RST": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:176.11-176.14" } } } }, "PFUMX": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000001000", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.1-124.10" }, "ports": { "ALUT": { "direction": "input", "bits": [ 2 ] }, "BLUT": { "direction": "input", "bits": [ 3 ] }, "C0": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "ALUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.21-117.25" } }, "BLUT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.27-117.31" } }, "C0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.33-117.35" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:117.44-117.45" } } } }, "PUR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:9.1-12.10" }, "parameter_default_values": { "RST_PULSE": "00000000000000000000000000000001" }, "ports": { "PUR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "PUR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:11.11-11.14" } } } }, "SGSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:15.1-18.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:17.11-17.14" } }, "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:16.11-16.14" } } } }, "TRELLIS_COMB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:354.1-395.10" }, "parameter_default_values": { "CCU2_INJECT1": "NO", "INITVAL": "0000000000000000", "IS_Z1": "0", "MODE": "LOGIC", "WREMUX": "WRE" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "M": { "direction": "input", "bits": [ 6 ] }, "FCI": { "direction": "input", "bits": [ 7 ] }, "F1": { "direction": "input", "bits": [ 8 ] }, "FXA": { "direction": "input", "bits": [ 9 ] }, "FXB": { "direction": "input", "bits": [ 10 ] }, "WD": { "direction": "input", "bits": [ 11 ] }, "WAD0": { "direction": "input", "bits": [ 12 ] }, "WAD1": { "direction": "input", "bits": [ 13 ] }, "WAD2": { "direction": "input", "bits": [ 14 ] }, "WAD3": { "direction": "input", "bits": [ 15 ] }, "WRE": { "direction": "input", "bits": [ 16 ] }, "WCK": { "direction": "input", "bits": [ 17 ] }, "F": { "direction": "output", "bits": [ 18 ] }, "FCO": { "direction": "output", "bits": [ 19 ] }, "OFX": { "direction": "output", "bits": [ 20 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.8-355.9" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.11-355.12" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.14-355.15" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.17-355.18" } }, "F": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.9-360.10" } }, "F1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.13-356.15" } }, "FCI": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.8-356.11" } }, "FCO": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.12-360.15" } }, "FXA": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.17-356.20" } }, "FXB": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:356.22-356.25" } }, "M": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:355.20-355.21" } }, "OFX": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:360.17-360.20" } }, "WAD0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.8-358.12" } }, "WAD1": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.14-358.18" } }, "WAD2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.20-358.24" } }, "WAD3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:358.26-358.30" } }, "WCK": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:359.13-359.16" } }, "WD": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:357.8-357.10" } }, "WRE": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:359.8-359.11" } } } }, "TRELLIS_DPR16X4": { "attributes": { "abc9_box_id": "00000000000000000000000000000111", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:128.1-169.10" }, "parameter_default_values": { "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WAD": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "WRE": { "direction": "input", "bits": [ 10 ] }, "WCK": { "direction": "input", "bits": [ 11 ] }, "RAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:129.15-129.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:134.15-134.17" } }, "RAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:133.15-133.18" } }, "WAD": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:130.15-130.18" } }, "WCK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:132.15-132.18" } }, "WRE": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:131.15-131.18" } } } }, "TRELLIS_FF": { "attributes": { "abc9_flop": "1", "abc9_box": "0", "blackbox": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.1-314.10" }, "parameter_default_values": { "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001", "CLKMUX": "CLK", "GSR": "ENABLED", "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "LSR": { "direction": "input", "bits": [ 3 ] }, "CE": { "direction": "input", "bits": [ 4 ] }, "DI": { "direction": "input", "bits": [ 5 ] }, "M": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.35-249.37" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.25-249.28" } }, "DI": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.39-249.41" } }, "LSR": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.30-249.33" } }, "M": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.43-249.44" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:249.57-249.58" } } } }, "TRELLIS_IO": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:318.1-344.10" }, "parameter_default_values": { "DIR": "INPUT" }, "ports": { "B": { "direction": "inout", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "T": { "direction": "input", "bits": [ 4 ] }, "O": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 2 ], "attributes": { "iopad_external_pin": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:320.8-320.9" } }, "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:321.8-321.9" } }, "O": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:323.9-323.10" } }, "T": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:322.8-322.9" } } } }, "TRELLIS_RAM16X2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:76.1-113.10" }, "parameter_default_values": { "INITVAL_0": "0000000000000000", "INITVAL_1": "0000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI0": { "direction": "input", "bits": [ 2 ] }, "DI1": { "direction": "input", "bits": [ 3 ] }, "WAD0": { "direction": "input", "bits": [ 4 ] }, "WAD1": { "direction": "input", "bits": [ 5 ] }, "WAD2": { "direction": "input", "bits": [ 6 ] }, "WAD3": { "direction": "input", "bits": [ 7 ] }, "WRE": { "direction": "input", "bits": [ 8 ] }, "WCK": { "direction": "input", "bits": [ 9 ] }, "RAD0": { "direction": "input", "bits": [ 10 ] }, "RAD1": { "direction": "input", "bits": [ 11 ] }, "RAD2": { "direction": "input", "bits": [ 12 ] }, "RAD3": { "direction": "input", "bits": [ 13 ] }, "DO0": { "direction": "output", "bits": [ 14 ] }, "DO1": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "DI0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:77.8-77.11" } }, "DI1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:77.13-77.16" } }, "DO0": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:81.9-81.12" } }, "DO1": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:81.14-81.17" } }, "RAD0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.8-80.12" } }, "RAD1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.14-80.18" } }, "RAD2": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.20-80.24" } }, "RAD3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:80.26-80.30" } }, "WAD0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.8-78.12" } }, "WAD1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.14-78.18" } }, "WAD2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.20-78.24" } }, "WAD3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:78.26-78.30" } }, "WCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:79.13-79.16" } }, "WRE": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:79.8-79.11" } } } }, "TSHX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1282.1-1292.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T1": { "direction": "input", "bits": [ 2 ] }, "T0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW270": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW270": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1289.11-1289.18" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1288.11-1288.15" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1291.12-1291.13" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1290.11-1290.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1287.11-1287.15" } }, "T0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1286.11-1286.13" } }, "T1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1285.11-1285.13" } } } }, "TSHX2DQSA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1295.1-1305.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T1": { "direction": "input", "bits": [ 2 ] }, "T0": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1302.11-1302.15" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1301.11-1301.15" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1304.12-1304.13" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1303.11-1303.14" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1300.11-1300.15" } }, "T0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1299.11-1299.13" } }, "T1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1298.11-1298.13" } } } }, "USRMCLK": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1085.1-1088.10" }, "ports": { "USRMCLKI": { "direction": "input", "bits": [ 2 ] }, "USRMCLKTS": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "USRMCLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1086.11-1086.19" } }, "USRMCLKTS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_bb_ecp5.v:1087.11-1087.20" } } } }, "VHI": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:402.1-404.10" }, "ports": { "Z": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "Z": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:402.19-402.20" } } } }, "VLO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:398.1-400.10" }, "ports": { "Z": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "Z": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/common_sim.vh:398.19-398.20" } } } }, "spi_neuron_top": { "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:19.1-441.10", "top": "00000000000000000000000000000001", "dynports": "00000000000000000000000000000001", "hdlname": "spi_neuron_top" }, "parameter_default_values": { "ACC_WIDTH": "00000000000000000000000000100000", "ADDR_WIDTH": "00000000000000000000000000010111", "CLK_FREQ_MHZ": "00000000000000000000000001010000", "DATA_WIDTH": "00000000000000000000000000001000", "GRAPH_MAX_CONN": "00000000000000000000000000100000", "GRAPH_N_TOTAL": "00000000000000000001000000000000", "MEM_DATA_WIDTH": "00000000000000000000000000010000", "N_INPUTS": "00000000000000000000000000100000", "N_LAYERS": "00000000000000000000000000000100", "N_NEURONS": "00000000000000000000000000000001", "PARALLEL": "00000000000000000000000000001000" }, "ports": { "clk": { "direction": "input", "bits": [ 2 ] }, "rst": { "direction": "input", "bits": [ 3 ] }, "sclk": { "direction": "input", "bits": [ 4 ] }, "mosi": { "direction": "input", "bits": [ 5 ] }, "miso": { "direction": "output", "bits": [ 6 ] }, "cs_n": { "direction": "input", "bits": [ 7 ] }, "psram_a": { "direction": "output", "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, "0" ] }, "psram_dq": { "direction": "inout", "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ] }, "psram_ce_n": { "direction": "output", "bits": [ 46 ] }, "psram_oe_n": { "direction": "output", "bits": [ 47 ] }, "psram_we_n": { "direction": "output", "bits": [ 48 ] }, "psram_lb_n": { "direction": "output", "bits": [ 49 ] }, "psram_ub_n": { "direction": "output", "bits": [ 50 ] }, "psram_zz_n": { "direction": "output", "bits": [ "1" ] } }, "cells": { "graph_rst_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 51 ], "Z": [ 52 ] } }, "n_neurons_real_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011011010011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 53 ], "B": [ 54 ], "C": [ 55 ], "D": [ 56 ], "Z": [ 57 ] } }, "n_neurons_real_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 58 ], "D": [ 59 ], "Z": [ 60 ] } }, "n_neurons_real_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 61 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 55 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 63 ], "B": [ 64 ], "C": [ 65 ], "D": [ 66 ], "Z": [ 61 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 67 ], "C": [ 65 ], "D": [ 68 ], "Z": [ 69 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 63 ], "B": [ 64 ], "C": [ 65 ], "D": [ 66 ], "Z": [ 70 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 71 ], "B": [ 72 ], "C": [ 73 ], "D": [ 74 ], "Z": [ 67 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 75 ], "B": [ 63 ], "C": [ 64 ], "D": [ 76 ], "Z": [ 74 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 68 ], "Z": [ 77 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 78 ], "B": [ 79 ], "C": [ 80 ], "D": [ 77 ], "Z": [ 81 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_D_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 75 ], "C": [ 76 ], "D": [ 82 ], "Z": [ 79 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 84 ], "C": [ 75 ], "D": [ 85 ], "Z": [ 86 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 75 ], "C": [ 71 ], "D": [ 73 ], "Z": [ 78 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 87 ], "B": [ 88 ], "C": [ 89 ], "D": [ 90 ], "Z": [ 68 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 91 ], "D": [ 90 ], "Z": [ 92 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 93 ], "LSR": [ 94 ], "Q": [ 95 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 96 ], "C": [ 97 ], "D": [ 98 ], "Z": [ 90 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 99 ], "C": [ 100 ], "D": [ 101 ], "Z": [ 65 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 63 ], "B": [ 64 ], "C": [ 101 ], "D": [ 102 ], "Z": [ 103 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 63 ], "C": [ 64 ], "D": [ 101 ], "Z": [ 104 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 104 ], "D": [ 102 ], "Z": [ 105 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 99 ], "C": [ 100 ], "D": [ 66 ], "Z": [ 102 ] } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 106 ], "B": [ 107 ], "C": [ 108 ], "D": [ 109 ], "Z": [ 101 ] } }, "psram_dq_$_TBUF__Y": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 110 ], "E": [ 111 ], "Y": [ 45 ] } }, "psram_dq_$_TBUF__Y_1": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 112 ], "E": [ 111 ], "Y": [ 30 ] } }, "psram_dq_$_TBUF__Y_10": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 113 ], "E": [ 111 ], "Y": [ 39 ] } }, "psram_dq_$_TBUF__Y_11": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 114 ], "E": [ 111 ], "Y": [ 40 ] } }, "psram_dq_$_TBUF__Y_12": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 115 ], "E": [ 111 ], "Y": [ 41 ] } }, "psram_dq_$_TBUF__Y_13": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 116 ], "E": [ 111 ], "Y": [ 42 ] } }, "psram_dq_$_TBUF__Y_14": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 117 ], "E": [ 111 ], "Y": [ 43 ] } }, "psram_dq_$_TBUF__Y_15": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 118 ], "E": [ 111 ], "Y": [ 44 ] } }, "psram_dq_$_TBUF__Y_2": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 119 ], "E": [ 111 ], "Y": [ 31 ] } }, "psram_dq_$_TBUF__Y_3": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 120 ], "E": [ 111 ], "Y": [ 32 ] } }, "psram_dq_$_TBUF__Y_4": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 121 ], "E": [ 111 ], "Y": [ 33 ] } }, "psram_dq_$_TBUF__Y_5": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 122 ], "E": [ 111 ], "Y": [ 34 ] } }, "psram_dq_$_TBUF__Y_6": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 123 ], "E": [ 111 ], "Y": [ 35 ] } }, "psram_dq_$_TBUF__Y_7": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 124 ], "E": [ 111 ], "Y": [ 36 ] } }, "psram_dq_$_TBUF__Y_8": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 125 ], "E": [ 111 ], "Y": [ 37 ] } }, "psram_dq_$_TBUF__Y_9": { "hide_name": 0, "type": "$_TBUF_", "parameters": { }, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:93.9-93.44" }, "port_directions": { "A": "input", "E": "input", "Y": "output" }, "connections": { "A": [ 126 ], "E": [ 111 ], "Y": [ 38 ] } }, "seq_nm_n_neurons_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 128 ], "LSR": [ 3 ], "Q": [ 56 ] } }, "u_arbiter": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:342.7-360.6", "module": "$paramod\\mem_arbiter\\ADDR_WIDTH=s32'00000000000000000000000000010111", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mem_arbiter", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:31.1-189.10" }, "port_directions": { }, "connections": { } }, "u_arbiter.a_rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 130 ], "LSR": [ 3 ], "Q": [ 131 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 132 ], "LSR": [ 3 ], "Q": [ 133 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 134 ], "LSR": [ 3 ], "Q": [ 135 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 136 ], "LSR": [ 3 ], "Q": [ 137 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 138 ], "LSR": [ 3 ], "Q": [ 139 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 140 ], "LSR": [ 3 ], "Q": [ 141 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 142 ], "LSR": [ 3 ], "Q": [ 143 ] } }, "u_arbiter.a_rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 129 ], "CLK": [ 2 ], "DI": [ 144 ], "LSR": [ 3 ], "Q": [ 145 ] } }, "u_arbiter.a_ready_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 146 ], "C": [ 147 ], "D": [ 72 ], "Z": [ 148 ] } }, "u_arbiter.a_ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 149 ], "LSR": [ 150 ], "Q": [ 147 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 132 ], "LSR": [ 3 ], "Q": [ 152 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 134 ], "LSR": [ 3 ], "Q": [ 153 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 136 ], "LSR": [ 3 ], "Q": [ 154 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 138 ], "LSR": [ 3 ], "Q": [ 155 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 140 ], "LSR": [ 3 ], "Q": [ 156 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 142 ], "LSR": [ 3 ], "Q": [ 157 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 144 ], "LSR": [ 3 ], "Q": [ 158 ] } }, "u_arbiter.b_rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 151 ], "CLK": [ 2 ], "DI": [ 130 ], "LSR": [ 3 ], "Q": [ 159 ] } }, "u_arbiter.b_ready_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 160 ], "D": [ 161 ], "Z": [ 162 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 149 ], "LSR": [ 163 ], "Q": [ 161 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010111001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 149 ], "B": [ 164 ], "C": [ 163 ], "D": [ 165 ], "Z": [ 166 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111110111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 151 ], "B": [ 165 ], "C": [ 167 ], "D": [ 168 ], "Z": [ 169 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 149 ], "C": [ 150 ], "D": [ 170 ], "Z": [ 171 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 172 ], "BLUT": [ 173 ], "C0": [ 174 ], "Z": [ 175 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 149 ], "B": [ 164 ], "C": [ 176 ], "D": [ 165 ], "Z": [ 172 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 149 ], "D": [ 176 ], "Z": [ 173 ] } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 177 ], "Z": [ 163 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 132 ], "LSR": [ 3 ], "Q": [ 179 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 134 ], "LSR": [ 3 ], "Q": [ 180 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 136 ], "LSR": [ 3 ], "Q": [ 181 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 138 ], "LSR": [ 3 ], "Q": [ 182 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 140 ], "LSR": [ 3 ], "Q": [ 183 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 142 ], "LSR": [ 3 ], "Q": [ 184 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 144 ], "LSR": [ 3 ], "Q": [ 185 ] } }, "u_arbiter.c_rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 178 ], "CLK": [ 2 ], "DI": [ 130 ], "LSR": [ 3 ], "Q": [ 186 ] } }, "u_arbiter.c_ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 149 ], "LSR": [ 176 ], "Q": [ 187 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 189 ], "LSR": [ 3 ], "Q": [ 190 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 191 ], "LSR": [ 3 ], "Q": [ 192 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 193 ], "LSR": [ 3 ], "Q": [ 194 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 195 ], "LSR": [ 3 ], "Q": [ 196 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 197 ], "LSR": [ 3 ], "Q": [ 198 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 199 ], "LSR": [ 3 ], "Q": [ 200 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 201 ], "LSR": [ 3 ], "Q": [ 202 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 203 ], "LSR": [ 3 ], "Q": [ 204 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 205 ], "LSR": [ 3 ], "Q": [ 206 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 207 ], "LSR": [ 3 ], "Q": [ 208 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 209 ], "LSR": [ 3 ], "Q": [ 210 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 211 ], "LSR": [ 3 ], "Q": [ 212 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 213 ], "LSR": [ 3 ], "Q": [ 214 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 215 ], "LSR": [ 3 ], "Q": [ 216 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 217 ], "LSR": [ 3 ], "Q": [ 218 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 219 ], "LSR": [ 3 ], "Q": [ 220 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 221 ], "LSR": [ 3 ], "Q": [ 222 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 223 ], "LSR": [ 3 ], "Q": [ 224 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 225 ], "LSR": [ 3 ], "Q": [ 226 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 227 ], "LSR": [ 3 ], "Q": [ 228 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 229 ], "LSR": [ 3 ], "Q": [ 230 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 231 ], "LSR": [ 3 ], "Q": [ 232 ] } }, "u_arbiter.m_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 233 ], "LSR": [ 3 ], "Q": [ 234 ] } }, "u_arbiter.m_req_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 235 ], "D": [ 236 ], "Z": [ 237 ] } }, "u_arbiter.m_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 168 ], "LSR": [ 165 ], "Q": [ 236 ] } }, "u_arbiter.m_wdata_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 238 ], "D": [ 220 ], "Z": [ 239 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 240 ], "D": [ 220 ], "Z": [ 241 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 242 ], "D": [ 220 ], "Z": [ 243 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 244 ], "D": [ 220 ], "Z": [ 245 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 244 ], "D": [ 220 ], "Z": [ 246 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 240 ], "D": [ 220 ], "Z": [ 247 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 248 ], "D": [ 220 ], "Z": [ 249 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 250 ], "D": [ 220 ], "Z": [ 251 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 238 ], "D": [ 220 ], "Z": [ 252 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 248 ], "D": [ 220 ], "Z": [ 253 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 220 ], "D": [ 254 ], "Z": [ 255 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 256 ], "D": [ 220 ], "Z": [ 257 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 256 ], "D": [ 220 ], "Z": [ 258 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 220 ], "D": [ 254 ], "Z": [ 259 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 250 ], "D": [ 220 ], "Z": [ 260 ] } }, "u_arbiter.m_wdata_LUT4_C_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 242 ], "D": [ 220 ], "Z": [ 261 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 262 ], "LSR": [ 3 ], "Q": [ 254 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 263 ], "LSR": [ 3 ], "Q": [ 244 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 264 ], "LSR": [ 3 ], "Q": [ 238 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 265 ], "LSR": [ 3 ], "Q": [ 256 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 266 ], "LSR": [ 3 ], "Q": [ 250 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 267 ], "LSR": [ 3 ], "Q": [ 240 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 268 ], "LSR": [ 3 ], "Q": [ 248 ] } }, "u_arbiter.m_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 269 ], "LSR": [ 3 ], "Q": [ 242 ] } }, "u_arbiter.m_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:90.5-187.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 188 ], "CLK": [ 2 ], "DI": [ 270 ], "LSR": [ 3 ], "Q": [ 271 ] } }, "u_arbiter.owner_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 272 ], "D": [ 168 ], "Z": [ 188 ] } }, "u_arbiter.owner_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 171 ], "LSR": [ "0" ], "Q": [ 273 ] } }, "u_arbiter.owner_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 175 ], "LSR": [ "0" ], "Q": [ 274 ] } }, "u_arbiter.owner_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 169 ], "LSR": [ "0" ], "Q": [ 272 ] } }, "u_arbiter.owner_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 166 ], "LSR": [ "0" ], "Q": [ 177 ] } }, "u_graph_engine": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:251.7-263.6", "module": "$paramod$c942483ddb5b18696b35d148284868f1b2fa8b64\\graph_engine", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "graph_engine", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:78.1-586.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 276 ], "LSR": [ 52 ], "Q": [ 277 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 278 ], "LSR": [ 52 ], "Q": [ 279 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 280 ], "LSR": [ 52 ], "Q": [ 281 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 282 ], "LSR": [ 52 ], "Q": [ 283 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 284 ], "LSR": [ 52 ], "Q": [ 285 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 286 ], "LSR": [ 52 ], "Q": [ 287 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 288 ], "LSR": [ 52 ], "Q": [ 289 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 290 ], "LSR": [ 52 ], "Q": [ 291 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 292 ], "LSR": [ 52 ], "Q": [ 293 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 294 ], "LSR": [ 52 ], "Q": [ 295 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 296 ], "LSR": [ 52 ], "Q": [ 297 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 298 ], "LSR": [ 52 ], "Q": [ 299 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 301 ], "D": [ 302 ], "Z": [ 292 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 303 ], "D": [ 304 ], "Z": [ 290 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 305 ], "C": [ 306 ], "D": [ 300 ], "Z": [ 296 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 307 ], "D": [ 308 ], "Z": [ 284 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 309 ], "D": [ 310 ], "Z": [ 282 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 311 ], "C": [ 312 ], "D": [ 300 ], "Z": [ 294 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 313 ], "C": [ 314 ], "D": [ 300 ], "Z": [ 280 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 315 ], "D": [ 316 ], "Z": [ 286 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 317 ], "C": [ 318 ], "D": [ 300 ], "Z": [ 298 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 319 ], "D": [ 320 ], "Z": [ 278 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 321 ], "D": [ 322 ], "Z": [ 288 ] } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 323 ], "D": [ 324 ], "Z": [ 276 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 325 ], "LSR": [ 52 ], "Q": [ 326 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 327 ], "LSR": [ 52 ], "Q": [ 328 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 329 ], "LSR": [ 52 ], "Q": [ 330 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 331 ], "LSR": [ 52 ], "Q": [ 332 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 333 ], "LSR": [ 52 ], "Q": [ 334 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 335 ], "LSR": [ 52 ], "Q": [ 336 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 337 ], "LSR": [ 52 ], "Q": [ 338 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 275 ], "CLK": [ 2 ], "DI": [ 339 ], "LSR": [ 52 ], "Q": [ 340 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 341 ], "D": [ 183 ], "Z": [ 331 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 179 ], "D": [ 342 ], "Z": [ 339 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 343 ], "D": [ 186 ], "Z": [ 337 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 344 ], "D": [ 185 ], "Z": [ 335 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 180 ], "D": [ 345 ], "Z": [ 325 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 181 ], "D": [ 346 ], "Z": [ 327 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 184 ], "D": [ 347 ], "Z": [ 333 ] } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 182 ], "D": [ 348 ], "Z": [ 329 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_DI": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 349 ], "LSR": [ "0" ], "Q": [ 350 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_DI_Q_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 279 ], "LSR": [ "0" ], "Q": [ 351 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 291 ], "LSR": [ "0" ], "Q": [ 352 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 353 ], "LSR": [ 354 ], "Q": [ 349 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 300 ], "B": [ 355 ], "C": [ 187 ], "D": [ 356 ], "Z": [ 353 ] } }, "u_graph_engine.act_wr_en_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 355 ], "D": [ 52 ], "Z": [ 354 ] } }, "u_graph_engine.activation_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 357 ], "D": [ 358 ], "Z": [ 359 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 360 ], "A1": [ 361 ], "B0": [ 362 ], "B1": [ 363 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 364 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 365 ], "S1": [ 366 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 368 ], "B1": [ 369 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 370 ], "COUT": [ 371 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 372 ], "S1": [ 373 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 374 ], "B1": [ 375 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 376 ], "COUT": [ 370 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 377 ], "S1": [ 378 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 379 ], "A1": [ 367 ], "B0": [ 380 ], "B1": [ 381 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 382 ], "COUT": [ 376 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 383 ], "S1": [ 384 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 385 ], "A1": [ 386 ], "B0": [ 387 ], "B1": [ 388 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 389 ], "COUT": [ 390 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 380 ], "S1": [ 381 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 391 ], "BLUT": [ 392 ], "C0": [ 393 ], "Z": [ 385 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 394 ], "B": [ 395 ], "C": [ 396 ], "D": [ 397 ], "Z": [ 391 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 394 ], "B": [ 395 ], "C": [ 396 ], "D": [ 397 ], "Z": [ 392 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 398 ], "BLUT": [ 399 ], "C0": [ 400 ], "Z": [ 386 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 401 ], "B": [ 402 ], "C": [ 403 ], "D": [ 404 ], "Z": [ 398 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 401 ], "B": [ 402 ], "C": [ 403 ], "D": [ 404 ], "Z": [ 399 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 405 ], "BLUT": [ 406 ], "C0": [ 407 ], "Z": [ 387 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 408 ], "B": [ 409 ], "C": [ 410 ], "D": [ 411 ], "Z": [ 405 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 408 ], "B": [ 409 ], "C": [ 410 ], "D": [ 411 ], "Z": [ 406 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 412 ], "BLUT": [ 413 ], "C0": [ 393 ], "Z": [ 388 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 394 ], "B": [ 395 ], "C": [ 396 ], "D": [ 397 ], "Z": [ 412 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 394 ], "B": [ 395 ], "C": [ 396 ], "D": [ 397 ], "Z": [ 413 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 414 ], "A1": [ 415 ], "B0": [ 416 ], "B1": [ 417 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 418 ], "COUT": [ 389 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 419 ], "S1": [ 420 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 421 ], "BLUT": [ 422 ], "C0": [ 423 ], "Z": [ 414 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 424 ], "B": [ 425 ], "C": [ 426 ], "D": [ 427 ], "Z": [ 421 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 424 ], "B": [ 425 ], "C": [ 426 ], "D": [ 427 ], "Z": [ 422 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 428 ], "BLUT": [ 429 ], "C0": [ 407 ], "Z": [ 415 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 408 ], "B": [ 409 ], "C": [ 410 ], "D": [ 411 ], "Z": [ 428 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 408 ], "B": [ 409 ], "C": [ 410 ], "D": [ 411 ], "Z": [ 429 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 430 ], "BLUT": [ 431 ], "C0": [ 432 ], "Z": [ 416 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 433 ], "B": [ 434 ], "C": [ 435 ], "D": [ 436 ], "Z": [ 430 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 433 ], "B": [ 434 ], "C": [ 435 ], "D": [ 436 ], "Z": [ 431 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 437 ], "BLUT": [ 438 ], "C0": [ 423 ], "Z": [ 417 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 424 ], "B": [ 425 ], "C": [ 426 ], "D": [ 427 ], "Z": [ 437 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 424 ], "B": [ 425 ], "C": [ 426 ], "D": [ 427 ], "Z": [ 438 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 439 ], "A1": [ 440 ], "B0": [ 441 ], "B1": [ 442 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 443 ], "COUT": [ 418 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 444 ], "S1": [ 445 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 446 ], "B": [ 447 ], "C": [ 448 ], "D": [ 449 ], "Z": [ 439 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 450 ], "BLUT": [ 451 ], "C0": [ 432 ], "Z": [ 440 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 433 ], "B": [ 434 ], "C": [ 435 ], "D": [ 436 ], "Z": [ 450 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 433 ], "B": [ 434 ], "C": [ 435 ], "D": [ 436 ], "Z": [ 451 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100011010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 452 ], "B": [ 453 ], "C": [ 454 ], "D": [ 455 ], "Z": [ 441 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100011010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 446 ], "B": [ 447 ], "C": [ 448 ], "D": [ 449 ], "Z": [ 442 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 362 ], "A1": [ 456 ], "B0": [ "0" ], "B1": [ 457 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 443 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 458 ], "S1": [ 363 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 452 ], "B": [ 453 ], "C": [ 454 ], "D": [ 455 ], "Z": [ 456 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 459 ], "D": [ 460 ], "Z": [ 457 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 461 ], "A1": [ 462 ], "B0": [ 463 ], "B1": [ 464 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 465 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 459 ], "S1": [ 453 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 466 ], "A1": [ 467 ], "B0": [ 468 ], "B1": [ 469 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 465 ], "COUT": [ 470 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 447 ], "S1": [ 434 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 471 ], "A1": [ 472 ], "B0": [ 473 ], "B1": [ 474 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 470 ], "COUT": [ 475 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 425 ], "S1": [ 409 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 476 ], "A1": [ 477 ], "B0": [ 478 ], "B1": [ 479 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 475 ], "COUT": [ 480 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 395 ], "S1": [ 402 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 481 ], "A1": [ 482 ], "B0": [ 483 ], "B1": [ 484 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 480 ], "COUT": [ 485 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 486 ], "S1": [ 487 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 488 ], "A1": [ 489 ], "B0": [ 490 ], "B1": [ 491 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 485 ], "COUT": [ 492 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 493 ], "S1": [ 494 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 495 ], "A1": [ 496 ], "B0": [ 497 ], "B1": [ 498 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 492 ], "COUT": [ 499 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 500 ], "S1": [ 501 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 502 ], "A1": [ 503 ], "B0": [ 504 ], "B1": [ 505 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 499 ], "COUT": [ 506 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 507 ], "S1": [ 508 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 503 ], "A1": [ "0" ], "B0": [ 505 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 506 ], "COUT": [ 509 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 510 ], "S1": [ 511 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 512 ], "A1": [ "0" ], "B0": [ 513 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 514 ], "COUT": [ 515 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 516 ], "S1": [ 517 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 518 ], "C": [ 519 ], "D": [ 520 ], "Z": [ 521 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 522 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 525 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 526 ], "BLUT": [ 527 ], "C0": [ 528 ], "Z": [ 529 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 530 ], "B": [ 531 ], "C": [ 532 ], "D": [ 533 ], "Z": [ 526 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 530 ], "B": [ 531 ], "C": [ 532 ], "D": [ 533 ], "Z": [ 527 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 534 ], "C": [ 535 ], "D": [ 536 ], "Z": [ 537 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 531 ], "C": [ 532 ], "D": [ 533 ], "Z": [ 538 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 539 ], "BLUT": [ 540 ], "C0": [ 541 ], "Z": [ 542 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 543 ], "B": [ 544 ], "C": [ 545 ], "D": [ 546 ], "Z": [ 539 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 543 ], "B": [ 544 ], "C": [ 545 ], "D": [ 546 ], "Z": [ 540 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 547 ], "A1": [ 512 ], "B0": [ 548 ], "B1": [ 513 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 549 ], "COUT": [ 514 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 550 ], "S1": [ 528 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 518 ], "C": [ 519 ], "D": [ 520 ], "Z": [ 530 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 531 ], "C": [ 532 ], "D": [ 533 ], "Z": [ 551 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 552 ], "BLUT": [ 553 ], "C0": [ 550 ], "Z": [ 554 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 538 ], "B": [ 534 ], "C": [ 535 ], "D": [ 536 ], "Z": [ 552 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 538 ], "B": [ 534 ], "C": [ 535 ], "D": [ 536 ], "Z": [ 553 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 555 ], "C": [ 556 ], "D": [ 557 ], "Z": [ 558 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 544 ], "C": [ 545 ], "D": [ 546 ], "Z": [ 559 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 560 ], "BLUT": [ 561 ], "C0": [ 562 ], "Z": [ 563 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 564 ], "B": [ 565 ], "C": [ 566 ], "D": [ 567 ], "Z": [ 560 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 564 ], "B": [ 565 ], "C": [ 566 ], "D": [ 567 ], "Z": [ 561 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 568 ], "A1": [ 569 ], "B0": [ 570 ], "B1": [ 571 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 572 ], "COUT": [ 549 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 573 ], "S1": [ 541 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 544 ], "C": [ 545 ], "D": [ 546 ], "Z": [ 574 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 534 ], "C": [ 535 ], "D": [ 536 ], "Z": [ 543 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 575 ], "BLUT": [ 576 ], "C0": [ 573 ], "Z": [ 577 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 559 ], "B": [ 555 ], "C": [ 556 ], "D": [ 557 ], "Z": [ 575 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 559 ], "B": [ 555 ], "C": [ 556 ], "D": [ 557 ], "Z": [ 576 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 579 ], "D": [ 580 ], "Z": [ 581 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 565 ], "C": [ 566 ], "D": [ 567 ], "Z": [ 582 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 583 ], "BLUT": [ 584 ], "C0": [ 585 ], "Z": [ 586 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 587 ], "B": [ 588 ], "C": [ 589 ], "D": [ 590 ], "Z": [ 583 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 587 ], "B": [ 588 ], "C": [ 589 ], "D": [ 590 ], "Z": [ 584 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 591 ], "A1": [ 592 ], "B0": [ 593 ], "B1": [ 594 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 595 ], "COUT": [ 572 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 596 ], "S1": [ 562 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 565 ], "C": [ 566 ], "D": [ 567 ], "Z": [ 597 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 555 ], "C": [ 556 ], "D": [ 557 ], "Z": [ 564 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 598 ], "BLUT": [ 599 ], "C0": [ 596 ], "Z": [ 600 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 582 ], "B": [ 578 ], "C": [ 579 ], "D": [ 580 ], "Z": [ 598 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 582 ], "B": [ 578 ], "C": [ 579 ], "D": [ 580 ], "Z": [ 599 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 588 ], "C": [ 589 ], "D": [ 590 ], "Z": [ 601 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 602 ], "C": [ 603 ], "D": [ 604 ], "Z": [ 605 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 606 ], "BLUT": [ 607 ], "C0": [ 401 ], "Z": [ 608 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 404 ], "B": [ 609 ], "C": [ 610 ], "D": [ 611 ], "Z": [ 606 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 404 ], "B": [ 609 ], "C": [ 610 ], "D": [ 611 ], "Z": [ 607 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 612 ], "A1": [ 613 ], "B0": [ 614 ], "B1": [ 615 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 616 ], "COUT": [ 595 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 617 ], "S1": [ 585 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 588 ], "C": [ 589 ], "D": [ 590 ], "Z": [ 618 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 578 ], "C": [ 579 ], "D": [ 580 ], "Z": [ 587 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 619 ], "BLUT": [ 620 ], "C0": [ 617 ], "Z": [ 621 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 601 ], "B": [ 602 ], "C": [ 603 ], "D": [ 604 ], "Z": [ 619 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 601 ], "B": [ 602 ], "C": [ 603 ], "D": [ 604 ], "Z": [ 620 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 622 ], "C": [ 623 ], "D": [ 624 ], "Z": [ 396 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 609 ], "C": [ 610 ], "D": [ 611 ], "Z": [ 397 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 625 ], "BLUT": [ 626 ], "C0": [ 408 ], "Z": [ 393 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 411 ], "B": [ 627 ], "C": [ 628 ], "D": [ 629 ], "Z": [ 625 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 411 ], "B": [ 627 ], "C": [ 628 ], "D": [ 629 ], "Z": [ 626 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 630 ], "A1": [ 631 ], "B0": [ 632 ], "B1": [ 633 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 634 ], "COUT": [ 616 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 394 ], "S1": [ 401 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 609 ], "C": [ 610 ], "D": [ 611 ], "Z": [ 403 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 602 ], "C": [ 603 ], "D": [ 604 ], "Z": [ 404 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 635 ], "BLUT": [ 636 ], "C0": [ 394 ], "Z": [ 400 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 397 ], "B": [ 622 ], "C": [ 623 ], "D": [ 624 ], "Z": [ 635 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 397 ], "B": [ 622 ], "C": [ 623 ], "D": [ 624 ], "Z": [ 636 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 637 ], "C": [ 638 ], "D": [ 639 ], "Z": [ 426 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 627 ], "C": [ 628 ], "D": [ 629 ], "Z": [ 427 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 640 ], "BLUT": [ 641 ], "C0": [ 433 ], "Z": [ 423 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 436 ], "B": [ 642 ], "C": [ 643 ], "D": [ 644 ], "Z": [ 640 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 436 ], "B": [ 642 ], "C": [ 643 ], "D": [ 644 ], "Z": [ 641 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 645 ], "A1": [ 646 ], "B0": [ 647 ], "B1": [ 648 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 649 ], "COUT": [ 634 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 424 ], "S1": [ 408 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 627 ], "C": [ 628 ], "D": [ 629 ], "Z": [ 410 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 622 ], "C": [ 623 ], "D": [ 624 ], "Z": [ 411 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 650 ], "BLUT": [ 651 ], "C0": [ 424 ], "Z": [ 407 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 427 ], "B": [ 637 ], "C": [ 638 ], "D": [ 639 ], "Z": [ 650 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 427 ], "B": [ 637 ], "C": [ 638 ], "D": [ 639 ], "Z": [ 651 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 642 ], "B": [ 643 ], "C": [ 644 ], "D": [ 652 ], "Z": [ 449 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 653 ], "BLUT": [ 654 ], "C0": [ 655 ], "Z": [ 448 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 656 ], "B": [ 657 ], "C": [ 658 ], "D": [ 452 ], "Z": [ 653 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 656 ], "B": [ 657 ], "C": [ 658 ], "D": [ 452 ], "Z": [ 654 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 659 ], "A1": [ 660 ], "B0": [ 661 ], "B1": [ 662 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 663 ], "COUT": [ 649 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 446 ], "S1": [ 433 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 664 ], "A1": [ 665 ], "B0": [ 666 ], "B1": [ 667 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 663 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 668 ], "S1": [ 452 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 669 ], "A1": [ 670 ], "B0": [ 671 ], "B1": [ 672 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 673 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 674 ], "S1": [ 657 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 675 ], "A1": [ 676 ], "B0": [ 677 ], "B1": [ 678 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 679 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 680 ], "S1": [ 658 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 681 ], "A1": [ 682 ], "B0": [ 683 ], "B1": [ 684 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 673 ], "COUT": [ 685 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 643 ], "S1": [ 638 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 686 ], "A1": [ 687 ], "B0": [ 688 ], "B1": [ 689 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 685 ], "COUT": [ 690 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 628 ], "S1": [ 623 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 691 ], "A1": [ 692 ], "B0": [ 693 ], "B1": [ 694 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 690 ], "COUT": [ 695 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 610 ], "S1": [ 603 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 696 ], "A1": [ 697 ], "B0": [ 698 ], "B1": [ 699 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 695 ], "COUT": [ 700 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 589 ], "S1": [ 579 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 701 ], "A1": [ 702 ], "B0": [ 703 ], "B1": [ 704 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 700 ], "COUT": [ 705 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 566 ], "S1": [ 556 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 706 ], "A1": [ 707 ], "B0": [ 708 ], "B1": [ 709 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 705 ], "COUT": [ 710 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 545 ], "S1": [ 535 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 711 ], "A1": [ 712 ], "B0": [ 713 ], "B1": [ 714 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 710 ], "COUT": [ 715 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 532 ], "S1": [ 519 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 712 ], "A1": [ "0" ], "B0": [ 714 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 715 ], "COUT": [ 716 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 523 ], "S1": [ 717 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 718 ], "A1": [ "0" ], "B0": [ 719 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 720 ], "COUT": [ 721 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 524 ], "S1": [ 722 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 723 ], "A1": [ 718 ], "B0": [ 724 ], "B1": [ 719 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 725 ], "COUT": [ 720 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 533 ], "S1": [ 520 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 726 ], "A1": [ 727 ], "B0": [ 728 ], "B1": [ 729 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 730 ], "COUT": [ 725 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 546 ], "S1": [ 536 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 731 ], "A1": [ 732 ], "B0": [ 733 ], "B1": [ 734 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 735 ], "COUT": [ 730 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 567 ], "S1": [ 557 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 736 ], "A1": [ 737 ], "B0": [ 738 ], "B1": [ 739 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 740 ], "COUT": [ 735 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 590 ], "S1": [ 580 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 741 ], "A1": [ 742 ], "B0": [ 743 ], "B1": [ 744 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 745 ], "COUT": [ 740 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 611 ], "S1": [ 604 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 746 ], "A1": [ 747 ], "B0": [ 748 ], "B1": [ 749 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 750 ], "COUT": [ 745 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 629 ], "S1": [ 624 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 751 ], "A1": [ 752 ], "B0": [ 753 ], "B1": [ 754 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 679 ], "COUT": [ 750 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 644 ], "S1": [ 639 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 755 ], "C": [ 674 ], "D": [ 680 ], "Z": [ 655 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 656 ], "C": [ 657 ], "D": [ 658 ], "Z": [ 652 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 642 ], "C": [ 643 ], "D": [ 644 ], "Z": [ 435 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 637 ], "C": [ 638 ], "D": [ 639 ], "Z": [ 436 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 756 ], "BLUT": [ 757 ], "C0": [ 652 ], "Z": [ 432 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 642 ], "B": [ 643 ], "C": [ 644 ], "D": [ 446 ], "Z": [ 756 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 642 ], "B": [ 643 ], "C": [ 644 ], "D": [ 446 ], "Z": [ 757 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 656 ], "B": [ 657 ], "C": [ 658 ], "D": [ 655 ], "Z": [ 455 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 755 ], "B": [ 674 ], "C": [ 680 ], "D": [ 668 ], "Z": [ 454 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 459 ], "D": [ 460 ], "Z": [ 362 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 758 ], "B": [ 759 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 762 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 755 ], "B": [ 674 ], "C": [ 680 ], "D": [ 668 ], "Z": [ 460 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 758 ], "B": [ 759 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 763 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 764 ], "A1": [ 765 ], "B0": [ 766 ], "B1": [ 767 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 390 ], "COUT": [ 768 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 374 ], "S1": [ 375 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 769 ], "BLUT": [ 770 ], "C0": [ 608 ], "Z": [ 764 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 617 ], "B": [ 486 ], "C": [ 605 ], "D": [ 601 ], "Z": [ 769 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 617 ], "B": [ 486 ], "C": [ 605 ], "D": [ 601 ], "Z": [ 770 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 771 ], "BLUT": [ 772 ], "C0": [ 621 ], "Z": [ 765 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 585 ], "B": [ 487 ], "C": [ 618 ], "D": [ 587 ], "Z": [ 771 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 585 ], "B": [ 487 ], "C": [ 618 ], "D": [ 587 ], "Z": [ 772 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 773 ], "BLUT": [ 774 ], "C0": [ 400 ], "Z": [ 766 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 401 ], "B": [ 402 ], "C": [ 403 ], "D": [ 404 ], "Z": [ 773 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 401 ], "B": [ 402 ], "C": [ 403 ], "D": [ 404 ], "Z": [ 774 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 775 ], "BLUT": [ 776 ], "C0": [ 608 ], "Z": [ 767 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 617 ], "B": [ 486 ], "C": [ 605 ], "D": [ 601 ], "Z": [ 775 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 617 ], "B": [ 486 ], "C": [ 605 ], "D": [ 601 ], "Z": [ 776 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 777 ], "A1": [ 778 ], "B0": [ 779 ], "B1": [ 780 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 768 ], "COUT": [ 781 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 368 ], "S1": [ 369 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 782 ], "BLUT": [ 783 ], "C0": [ 586 ], "Z": [ 777 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 596 ], "B": [ 493 ], "C": [ 581 ], "D": [ 582 ], "Z": [ 782 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 596 ], "B": [ 493 ], "C": [ 581 ], "D": [ 582 ], "Z": [ 783 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 784 ], "BLUT": [ 785 ], "C0": [ 600 ], "Z": [ 778 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 562 ], "B": [ 494 ], "C": [ 597 ], "D": [ 564 ], "Z": [ 784 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 562 ], "B": [ 494 ], "C": [ 597 ], "D": [ 564 ], "Z": [ 785 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 786 ], "BLUT": [ 787 ], "C0": [ 621 ], "Z": [ 779 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 585 ], "B": [ 487 ], "C": [ 618 ], "D": [ 587 ], "Z": [ 786 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 585 ], "B": [ 487 ], "C": [ 618 ], "D": [ 587 ], "Z": [ 787 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 788 ], "BLUT": [ 789 ], "C0": [ 586 ], "Z": [ 780 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 596 ], "B": [ 493 ], "C": [ 581 ], "D": [ 582 ], "Z": [ 788 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 596 ], "B": [ 493 ], "C": [ 581 ], "D": [ 582 ], "Z": [ 789 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 790 ], "B1": [ 791 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 792 ], "COUT": [ 793 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 794 ], "S1": [ 795 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 796 ], "B1": [ 797 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 793 ], "COUT": [ 798 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 799 ], "S1": [ 800 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 801 ], "B1": [ 802 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 798 ], "COUT": [ 803 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 804 ], "S1": [ 805 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 806 ], "B1": [ 807 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 803 ], "COUT": [ 808 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 809 ], "S1": [ 810 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 811 ], "B1": [ 812 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 808 ], "COUT": [ 813 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 814 ], "S1": [ 815 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 816 ], "B1": [ 817 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 813 ], "COUT": [ 818 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 819 ], "S1": [ 820 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 821 ], "B1": [ 822 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 818 ], "COUT": [ 823 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 824 ], "S1": [ 825 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 826 ], "B1": [ 827 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 823 ], "COUT": [ 828 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 829 ], "S1": [ 830 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 831 ], "B1": [ 832 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 828 ], "COUT": [ 833 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 834 ], "S1": [ 835 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 836 ], "A1": [ 837 ], "B0": [ 838 ], "B1": [ 839 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 840 ], "COUT": [ 841 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 831 ], "S1": [ 832 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 842 ], "D": [ 843 ], "Z": [ 836 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110010100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 844 ], "B": [ 516 ], "C": [ 842 ], "D": [ 845 ], "Z": [ 837 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 846 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 844 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 847 ], "B": [ 516 ], "C": [ 510 ], "D": [ 844 ], "Z": [ 845 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 848 ], "D": [ 849 ], "Z": [ 838 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 842 ], "D": [ 843 ], "Z": [ 839 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 846 ], "B": [ 850 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 842 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 851 ], "BLUT": [ 852 ], "C0": [ 516 ], "Z": [ 843 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 850 ], "B": [ 853 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 851 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 850 ], "B": [ 853 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 852 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 795 ], "B": [ 799 ], "C": [ 800 ], "D": [ 804 ], "Z": [ 854 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 805 ], "B": [ 809 ], "C": [ 810 ], "D": [ 814 ], "Z": [ 855 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 815 ], "B": [ 819 ], "C": [ 820 ], "D": [ 824 ], "Z": [ 856 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 825 ], "B": [ 829 ], "C": [ 830 ], "D": [ 834 ], "Z": [ 857 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 858 ], "BLUT": [ 859 ], "C0": [ 860 ], "Z": [ 861 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 373 ], "B": [ 862 ], "C": [ 863 ], "D": [ 794 ], "Z": [ 858 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 859 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 864 ], "A1": [ 865 ], "B0": [ 866 ], "B1": [ 867 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 868 ], "COUT": [ 840 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 826 ], "S1": [ 827 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 869 ], "D": [ 870 ], "Z": [ 864 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 853 ], "B": [ 871 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 869 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 872 ], "BLUT": [ 873 ], "C0": [ 516 ], "Z": [ 870 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 871 ], "B": [ 874 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 872 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 871 ], "B": [ 874 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 873 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 848 ], "D": [ 849 ], "Z": [ 865 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 850 ], "B": [ 853 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 848 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 875 ], "BLUT": [ 876 ], "C0": [ 516 ], "Z": [ 849 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 853 ], "B": [ 871 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 875 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 853 ], "B": [ 871 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 876 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 877 ], "D": [ 878 ], "Z": [ 866 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 869 ], "D": [ 870 ], "Z": [ 867 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 879 ], "A1": [ 880 ], "B0": [ 881 ], "B1": [ 882 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 883 ], "COUT": [ 868 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 821 ], "S1": [ 822 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 884 ], "D": [ 885 ], "Z": [ 879 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 874 ], "B": [ 886 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 884 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 887 ], "BLUT": [ 888 ], "C0": [ 516 ], "Z": [ 885 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 886 ], "B": [ 889 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 887 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 886 ], "B": [ 889 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 888 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 877 ], "D": [ 878 ], "Z": [ 880 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 871 ], "B": [ 874 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 877 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 890 ], "BLUT": [ 891 ], "C0": [ 516 ], "Z": [ 878 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 874 ], "B": [ 886 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 890 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 874 ], "B": [ 886 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 891 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 892 ], "D": [ 893 ], "Z": [ 881 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 884 ], "D": [ 885 ], "Z": [ 882 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 894 ], "A1": [ 895 ], "B0": [ 896 ], "B1": [ 897 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 898 ], "COUT": [ 883 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 816 ], "S1": [ 817 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 899 ], "D": [ 900 ], "Z": [ 894 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 892 ], "D": [ 893 ], "Z": [ 895 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 886 ], "B": [ 889 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 892 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 901 ], "BLUT": [ 902 ], "C0": [ 516 ], "Z": [ 893 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 889 ], "B": [ 903 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 901 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 889 ], "B": [ 903 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 902 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 904 ], "D": [ 905 ], "Z": [ 896 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 899 ], "D": [ 900 ], "Z": [ 897 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 889 ], "B": [ 903 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 899 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 906 ], "BLUT": [ 907 ], "C0": [ 516 ], "Z": [ 900 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 903 ], "B": [ 908 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 906 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 903 ], "B": [ 908 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 907 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 909 ], "A1": [ 910 ], "B0": [ 911 ], "B1": [ 912 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 913 ], "COUT": [ 898 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 811 ], "S1": [ 812 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 914 ], "D": [ 915 ], "Z": [ 909 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 904 ], "D": [ 905 ], "Z": [ 910 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 903 ], "B": [ 908 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 904 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 916 ], "BLUT": [ 917 ], "C0": [ 516 ], "Z": [ 905 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 908 ], "B": [ 918 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 916 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 908 ], "B": [ 918 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 917 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 919 ], "D": [ 920 ], "Z": [ 911 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 914 ], "D": [ 915 ], "Z": [ 912 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 908 ], "B": [ 918 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 914 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 921 ], "BLUT": [ 922 ], "C0": [ 516 ], "Z": [ 915 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 918 ], "B": [ 923 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 921 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 918 ], "B": [ 923 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 922 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 924 ], "A1": [ 925 ], "B0": [ 926 ], "B1": [ 927 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 928 ], "COUT": [ 913 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 806 ], "S1": [ 807 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 929 ], "D": [ 930 ], "Z": [ 924 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 919 ], "D": [ 920 ], "Z": [ 925 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 918 ], "B": [ 923 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 919 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 931 ], "BLUT": [ 932 ], "C0": [ 516 ], "Z": [ 920 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 923 ], "B": [ 933 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 931 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 923 ], "B": [ 933 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 932 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 934 ], "D": [ 935 ], "Z": [ 926 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 929 ], "D": [ 930 ], "Z": [ 927 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 923 ], "B": [ 933 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 929 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 936 ], "BLUT": [ 937 ], "C0": [ 516 ], "Z": [ 930 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 933 ], "B": [ 938 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 936 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 933 ], "B": [ 938 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 937 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 939 ], "A1": [ 940 ], "B0": [ 941 ], "B1": [ 942 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 943 ], "COUT": [ 928 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 801 ], "S1": [ 802 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 944 ], "D": [ 945 ], "Z": [ 939 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 938 ], "B": [ 946 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 944 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 947 ], "BLUT": [ 948 ], "C0": [ 516 ], "Z": [ 945 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 946 ], "B": [ 522 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 947 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 946 ], "B": [ 522 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 948 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 934 ], "D": [ 935 ], "Z": [ 940 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 933 ], "B": [ 938 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 934 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 949 ], "BLUT": [ 950 ], "C0": [ 516 ], "Z": [ 935 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 938 ], "B": [ 946 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 949 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 938 ], "B": [ 946 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 950 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 951 ], "BLUT": [ 952 ], "C0": [ 525 ], "Z": [ 941 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010100011000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 953 ], "Z": [ 951 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101011011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 953 ], "Z": [ 952 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 944 ], "D": [ 945 ], "Z": [ 942 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 954 ], "A1": [ 955 ], "B0": [ 956 ], "B1": [ 957 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 958 ], "COUT": [ 943 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 796 ], "S1": [ 797 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 959 ], "BLUT": [ 960 ], "C0": [ 529 ], "Z": [ 954 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 525 ], "Z": [ 959 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 525 ], "Z": [ 960 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 961 ], "BLUT": [ 962 ], "C0": [ 525 ], "Z": [ 955 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100011000111001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 953 ], "Z": [ 961 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001110001100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 953 ], "Z": [ 962 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 946 ], "B": [ 522 ], "C": [ 523 ], "D": [ 524 ], "Z": [ 953 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 963 ], "BLUT": [ 964 ], "C0": [ 554 ], "Z": [ 956 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 528 ], "B": [ 508 ], "C": [ 551 ], "D": [ 530 ], "Z": [ 963 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 528 ], "B": [ 508 ], "C": [ 551 ], "D": [ 530 ], "Z": [ 964 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 965 ], "BLUT": [ 966 ], "C0": [ 529 ], "Z": [ 957 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 525 ], "Z": [ 965 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 516 ], "B": [ 510 ], "C": [ 521 ], "D": [ 525 ], "Z": [ 966 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 967 ], "A1": [ 968 ], "B0": [ 969 ], "B1": [ 970 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 971 ], "COUT": [ 958 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 790 ], "S1": [ 791 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 972 ], "BLUT": [ 973 ], "C0": [ 542 ], "Z": [ 967 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 550 ], "B": [ 507 ], "C": [ 537 ], "D": [ 538 ], "Z": [ 972 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 550 ], "B": [ 507 ], "C": [ 537 ], "D": [ 538 ], "Z": [ 973 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 974 ], "BLUT": [ 975 ], "C0": [ 554 ], "Z": [ 968 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 528 ], "B": [ 508 ], "C": [ 551 ], "D": [ 530 ], "Z": [ 974 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 528 ], "B": [ 508 ], "C": [ 551 ], "D": [ 530 ], "Z": [ 975 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 976 ], "BLUT": [ 977 ], "C0": [ 577 ], "Z": [ 969 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 541 ], "B": [ 501 ], "C": [ 574 ], "D": [ 543 ], "Z": [ 976 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 541 ], "B": [ 501 ], "C": [ 574 ], "D": [ 543 ], "Z": [ 977 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 978 ], "BLUT": [ 979 ], "C0": [ 542 ], "Z": [ 970 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 550 ], "B": [ 507 ], "C": [ 537 ], "D": [ 538 ], "Z": [ 978 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 550 ], "B": [ 507 ], "C": [ 537 ], "D": [ 538 ], "Z": [ 979 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 980 ], "A1": [ 981 ], "B0": [ 982 ], "B1": [ 983 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 781 ], "COUT": [ 971 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 984 ], "S1": [ 985 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 986 ], "BLUT": [ 987 ], "C0": [ 563 ], "Z": [ 980 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 573 ], "B": [ 500 ], "C": [ 558 ], "D": [ 559 ], "Z": [ 986 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 573 ], "B": [ 500 ], "C": [ 558 ], "D": [ 559 ], "Z": [ 987 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 988 ], "BLUT": [ 989 ], "C0": [ 577 ], "Z": [ 981 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 541 ], "B": [ 501 ], "C": [ 574 ], "D": [ 543 ], "Z": [ 988 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 541 ], "B": [ 501 ], "C": [ 574 ], "D": [ 543 ], "Z": [ 989 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 990 ], "BLUT": [ 991 ], "C0": [ 600 ], "Z": [ 982 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 562 ], "B": [ 494 ], "C": [ 597 ], "D": [ 564 ], "Z": [ 990 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 562 ], "B": [ 494 ], "C": [ 597 ], "D": [ 564 ], "Z": [ 991 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 992 ], "BLUT": [ 993 ], "C0": [ 563 ], "Z": [ 983 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 573 ], "B": [ 500 ], "C": [ 558 ], "D": [ 559 ], "Z": [ 992 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 573 ], "B": [ 500 ], "C": [ 558 ], "D": [ 559 ], "Z": [ 993 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 795 ], "B": [ 799 ], "C": [ 800 ], "D": [ 804 ], "Z": [ 994 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_LUT4_A_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 825 ], "B": [ 829 ], "C": [ 830 ], "D": [ 834 ], "Z": [ 995 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_LUT4_A_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 805 ], "B": [ 809 ], "C": [ 810 ], "D": [ 814 ], "Z": [ 996 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_LUT4_A_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 815 ], "B": [ 819 ], "C": [ 820 ], "D": [ 824 ], "Z": [ 997 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 367 ], "A1": [ 367 ], "B0": [ 984 ], "B1": [ 985 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 371 ], "COUT": [ 792 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 862 ], "S1": [ 863 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 384 ], "B": [ 377 ], "C": [ 378 ], "D": [ 372 ], "Z": [ 860 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 998 ], "A1": [ 999 ], "B0": [ 444 ], "B1": [ 445 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 364 ], "COUT": [ 1000 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1001 ], "S1": [ 1002 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1003 ], "A1": [ 1004 ], "B0": [ 419 ], "B1": [ 420 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1000 ], "COUT": [ 382 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1005 ], "S1": [ 1006 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 366 ], "D": [ 1007 ], "Z": [ 1008 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1009 ], "BLUT": [ 1008 ], "C0": [ 1010 ], "Z": [ 1011 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1009 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 359 ], "D": [ 835 ], "Z": [ 1012 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1013 ], "BLUT": [ 1014 ], "C0": [ 1010 ], "Z": [ 1015 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1016 ], "BLUT": [ 1017 ], "C0": [ 1010 ], "Z": [ 1018 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1016 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 1006 ], "D": [ 1007 ], "Z": [ 1017 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1019 ], "BLUT": [ 1020 ], "C0": [ 1010 ], "Z": [ 1021 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1019 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 1002 ], "D": [ 1007 ], "Z": [ 1020 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1022 ], "BLUT": [ 1023 ], "C0": [ 1010 ], "Z": [ 1024 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1022 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 1005 ], "D": [ 1007 ], "Z": [ 1023 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1025 ], "BLUT": [ 1026 ], "C0": [ 1010 ], "Z": [ 1027 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1025 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 365 ], "D": [ 1007 ], "Z": [ 1026 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1028 ], "BLUT": [ 1029 ], "C0": [ 1010 ], "Z": [ 1030 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1028 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 1001 ], "D": [ 1007 ], "Z": [ 1029 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1013 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 372 ], "B": [ 359 ], "C": [ 383 ], "D": [ 1007 ], "Z": [ 1014 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 363 ], "D": [ 366 ], "Z": [ 1031 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 444 ], "D": [ 1001 ], "Z": [ 1032 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 420 ], "D": [ 1006 ], "Z": [ 1033 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 796 ], "D": [ 799 ], "Z": [ 1034 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 374 ], "D": [ 377 ], "Z": [ 1035 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 807 ], "D": [ 810 ], "Z": [ 1036 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 375 ], "D": [ 378 ], "Z": [ 1037 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 811 ], "D": [ 814 ], "Z": [ 1038 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 812 ], "D": [ 815 ], "Z": [ 1039 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 816 ], "D": [ 819 ], "Z": [ 1040 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 817 ], "D": [ 820 ], "Z": [ 1041 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 821 ], "D": [ 824 ], "Z": [ 1042 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 822 ], "D": [ 825 ], "Z": [ 1043 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 419 ], "D": [ 1005 ], "Z": [ 1044 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 826 ], "D": [ 829 ], "Z": [ 1045 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 827 ], "D": [ 830 ], "Z": [ 1046 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 831 ], "D": [ 834 ], "Z": [ 1047 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 832 ], "D": [ 835 ], "Z": [ 1048 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 797 ], "D": [ 800 ], "Z": [ 1049 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 362 ], "D": [ 365 ], "Z": [ 1050 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 380 ], "D": [ 383 ], "Z": [ 1051 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 368 ], "D": [ 372 ], "Z": [ 1052 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 801 ], "D": [ 804 ], "Z": [ 1053 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 802 ], "D": [ 805 ], "Z": [ 1054 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 762 ], "C": [ 445 ], "D": [ 1002 ], "Z": [ 1055 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 806 ], "D": [ 809 ], "Z": [ 1056 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 381 ], "D": [ 384 ], "Z": [ 1057 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 369 ], "D": [ 373 ], "Z": [ 1058 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 984 ], "D": [ 862 ], "Z": [ 1059 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 790 ], "D": [ 794 ], "Z": [ 1060 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 985 ], "D": [ 863 ], "Z": [ 1061 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 763 ], "C": [ 791 ], "D": [ 795 ], "Z": [ 1062 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 1063 ], "D1": [ 1064 ], "SD": [ 861 ], "Z": [ 1007 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1065 ], "BLUT": [ 1066 ], "C0": [ 857 ], "Z": [ 1063 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 835 ], "Z": [ 1065 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 835 ], "Z": [ 1066 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1067 ], "BLUT": [ 1068 ], "C0": [ 857 ], "Z": [ 1064 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010101010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 835 ], "B": [ 854 ], "C": [ 855 ], "D": [ 856 ], "Z": [ 1067 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 835 ], "Z": [ 1068 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101010101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 835 ], "B": [ 1069 ], "C": [ 1070 ], "D": [ 1071 ], "Z": [ 1010 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 994 ], "B": [ 996 ], "C": [ 997 ], "D": [ 995 ], "Z": [ 1071 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 384 ], "B": [ 377 ], "C": [ 378 ], "D": [ 372 ], "Z": [ 1069 ] } }, "u_graph_engine.activation_reg_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 373 ], "B": [ 862 ], "C": [ 863 ], "D": [ 794 ], "Z": [ 1070 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1072 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 357 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1072 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 358 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1075 ], "Z": [ 1072 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1075 ], "Z": [ 1076 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1075 ], "Z": [ 1077 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1075 ], "Z": [ 1078 ] } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1079 ], "B": [ 1080 ], "C": [ 1081 ], "D": [ 187 ], "Z": [ 1075 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 361 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 998 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 999 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1003 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1004 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 379 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 367 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1082 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 360 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1079 ], "C": [ 1081 ], "D": [ 1083 ], "Z": [ 1082 ] } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1080 ], "B": [ 1073 ], "C": [ 187 ], "D": [ 1074 ], "Z": [ 1083 ] } }, "u_graph_engine.busy_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 53 ], "C": [ 1084 ], "D": [ 1085 ], "Z": [ 1086 ] } }, "u_graph_engine.busy_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1087 ], "C": [ 85 ], "D": [ 1086 ], "Z": [ 1088 ] } }, "u_graph_engine.busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1089 ], "CLK": [ 2 ], "DI": [ 1090 ], "LSR": [ 52 ], "Q": [ 1084 ] } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1091 ], "BLUT": [ 1092 ], "C0": [ 1093 ], "Z": [ 1089 ] } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1094 ], "B": [ 1095 ], "C": [ 1096 ], "D": [ 1097 ], "Z": [ 1091 ] } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1094 ], "B": [ 1095 ], "C": [ 1096 ], "D": [ 1097 ], "Z": [ 1092 ] } }, "u_graph_engine.busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1098 ], "Z": [ 1090 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1100 ], "LSR": [ 52 ], "Q": [ 1101 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1102 ], "LSR": [ 52 ], "Q": [ 1103 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1104 ], "LSR": [ 52 ], "Q": [ 1105 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1106 ], "LSR": [ 52 ], "Q": [ 1107 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1108 ], "LSR": [ 52 ], "Q": [ 1109 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1099 ], "CLK": [ 2 ], "DI": [ 1110 ], "LSR": [ 52 ], "Q": [ 1111 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1112 ], "C": [ 1080 ], "D": [ 1113 ], "Z": [ 1099 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 187 ], "D": [ 1114 ], "Z": [ 1113 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1103 ], "D": [ 1100 ], "Z": [ 1115 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1103 ], "D": [ 1100 ], "Z": [ 1116 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1117 ], "D": [ 1118 ], "Z": [ 1119 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1117 ], "D": [ 1120 ], "Z": [ 1121 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1117 ], "D": [ 1116 ], "Z": [ 1122 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1123 ], "D": [ 1116 ], "Z": [ 1124 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1125 ], "D": [ 1116 ], "Z": [ 1126 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1127 ], "D": [ 1116 ], "Z": [ 1128 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1127 ], "D": [ 1120 ], "Z": [ 1129 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1127 ], "D": [ 1115 ], "Z": [ 1130 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1127 ], "D": [ 1118 ], "Z": [ 1131 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1127 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1132 ], "D": [ 1116 ], "Z": [ 1133 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1134 ], "D": [ 1116 ], "Z": [ 1135 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1134 ], "D": [ 1120 ], "Z": [ 1136 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1134 ], "D": [ 1115 ], "Z": [ 1137 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1134 ], "D": [ 1118 ], "Z": [ 1138 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1134 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1117 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1123 ], "D": [ 1118 ], "Z": [ 1139 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1123 ], "D": [ 1120 ], "Z": [ 1140 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1125 ], "D": [ 1120 ], "Z": [ 1141 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1132 ], "D": [ 1120 ], "Z": [ 1142 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1125 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1112 ], "C": [ 1103 ], "D": [ 1101 ], "Z": [ 1120 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1132 ], "D": [ 1118 ], "Z": [ 1143 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1125 ], "D": [ 1118 ], "Z": [ 1144 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1132 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1112 ], "C": [ 1103 ], "D": [ 1101 ], "Z": [ 1118 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1123 ], "D": [ 1115 ], "Z": [ 1145 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1125 ], "D": [ 1115 ], "Z": [ 1146 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1117 ], "D": [ 1115 ], "Z": [ 1147 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1148 ], "D": [ 1115 ], "Z": [ 1149 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1148 ], "D": [ 1118 ], "Z": [ 1150 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1148 ], "D": [ 1120 ], "Z": [ 1151 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1148 ], "D": [ 1116 ], "Z": [ 1152 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1148 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1153 ], "D": [ 1115 ], "Z": [ 1154 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1153 ], "D": [ 1118 ], "Z": [ 1155 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1153 ], "D": [ 1116 ], "Z": [ 1156 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1153 ], "D": [ 1120 ], "Z": [ 1157 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1153 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 52 ], "C": [ 1132 ], "D": [ 1115 ], "Z": [ 1158 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1109 ], "C": [ 1107 ], "D": [ 1105 ], "Z": [ 1123 ] } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1112 ], "D": [ 1101 ], "Z": [ 1100 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1160 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1161 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1163 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1164 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1165 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1167 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1168 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1169 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1170 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1171 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1172 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1173 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1174 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1166 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1175 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1176 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1177 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1178 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1179 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1180 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1159 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1181 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1182 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1183 ], "Z": [ 1162 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1183 ], "Z": [ 1166 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1183 ], "Z": [ 1159 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1073 ], "C": [ 1074 ], "D": [ 1183 ], "Z": [ 1184 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1079 ], "B": [ 1080 ], "C": [ 1081 ], "D": [ 187 ], "Z": [ 1183 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1185 ] } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1162 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1186 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1188 ], "LSR": [ 52 ], "Q": [ 1189 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1190 ], "LSR": [ 52 ], "Q": [ 1191 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1192 ], "LSR": [ 52 ], "Q": [ 1193 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1194 ], "LSR": [ 52 ], "Q": [ 1195 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1196 ], "LSR": [ 52 ], "Q": [ 1197 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1198 ], "LSR": [ 52 ], "Q": [ 1199 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1200 ], "LSR": [ 52 ], "Q": [ 1201 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1202 ], "LSR": [ 52 ], "Q": [ 1203 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1204 ], "LSR": [ 52 ], "Q": [ 1205 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1206 ], "LSR": [ 52 ], "Q": [ 1207 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1208 ], "LSR": [ 52 ], "Q": [ 1209 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1210 ], "LSR": [ 52 ], "Q": [ 1211 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1212 ], "LSR": [ 52 ], "Q": [ 1213 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1214 ], "LSR": [ 52 ], "Q": [ 1215 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1216 ], "LSR": [ 52 ], "Q": [ 1217 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1218 ], "LSR": [ 52 ], "Q": [ 1219 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1220 ], "LSR": [ 52 ], "Q": [ 1221 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1222 ], "LSR": [ 52 ], "Q": [ 1223 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1224 ], "LSR": [ 52 ], "Q": [ 1225 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1226 ], "LSR": [ 52 ], "Q": [ 1227 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1228 ], "LSR": [ 52 ], "Q": [ 1229 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1230 ], "LSR": [ 52 ], "Q": [ 1231 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1232 ], "LSR": [ 52 ], "Q": [ 1233 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1234 ], "C": [ 1094 ], "D": [ 1235 ], "Z": [ 1192 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1236 ], "C": [ 1094 ], "D": [ 1237 ], "Z": [ 1212 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1238 ], "C": [ 1094 ], "D": [ 1239 ], "Z": [ 1200 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1240 ], "C": [ 1094 ], "D": [ 1241 ], "Z": [ 1202 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1201 ], "B1": [ 1203 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1242 ], "COUT": [ 1243 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1239 ], "S1": [ 1241 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1244 ], "C": [ 1094 ], "D": [ 1245 ], "Z": [ 1206 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1205 ], "B1": [ 1207 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1243 ], "COUT": [ 1246 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1247 ], "S1": [ 1245 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1248 ], "C": [ 1094 ], "D": [ 1249 ], "Z": [ 1208 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1250 ], "C": [ 1094 ], "D": [ 1251 ], "Z": [ 1214 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1252 ], "C": [ 1094 ], "D": [ 1253 ], "Z": [ 1216 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1215 ], "B1": [ 1217 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1254 ], "COUT": [ 1255 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1251 ], "S1": [ 1253 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1256 ], "C": [ 1094 ], "D": [ 1257 ], "Z": [ 1218 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1219 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1255 ], "COUT": [ 1258 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1257 ], "S1": [ 1259 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1260 ], "C": [ 1094 ], "D": [ 1261 ], "Z": [ 1228 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1227 ], "B1": [ 1229 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1262 ], "COUT": [ 1263 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1264 ], "S1": [ 1261 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1265 ], "C": [ 1094 ], "D": [ 1266 ], "Z": [ 1190 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_18_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 1189 ], "B1": [ 1191 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1267 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1268 ], "S1": [ 1266 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1269 ], "C": [ 1189 ], "D": [ 1094 ], "Z": [ 1188 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "1" ], "B0": [ 1213 ], "B1": [ 1221 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1267 ], "COUT": [ 1270 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1237 ], "S1": [ 1271 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1272 ], "C": [ 1094 ], "D": [ 1273 ], "Z": [ 1198 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1274 ], "C": [ 1094 ], "D": [ 1275 ], "Z": [ 1224 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1223 ], "B1": [ 1225 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1270 ], "COUT": [ 1262 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1276 ], "S1": [ 1275 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1277 ], "C": [ 1094 ], "D": [ 1278 ], "Z": [ 1232 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_21_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1231 ], "B1": [ 1233 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1263 ], "COUT": [ 1279 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1280 ], "S1": [ 1278 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1281 ], "C": [ 1094 ], "D": [ 1247 ], "Z": [ 1204 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1197 ], "B1": [ 1199 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1282 ], "COUT": [ 1242 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1283 ], "S1": [ 1273 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1284 ], "C": [ 1094 ], "D": [ 1271 ], "Z": [ 1220 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1285 ], "C": [ 1094 ], "D": [ 1264 ], "Z": [ 1226 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1286 ], "C": [ 1094 ], "D": [ 1280 ], "Z": [ 1230 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1287 ], "C": [ 1094 ], "D": [ 1276 ], "Z": [ 1222 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1288 ], "C": [ 1094 ], "D": [ 1283 ], "Z": [ 1196 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1289 ], "C": [ 1094 ], "D": [ 1290 ], "Z": [ 1194 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1193 ], "B1": [ 1195 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1279 ], "COUT": [ 1282 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1235 ], "S1": [ 1290 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1291 ], "C": [ 1094 ], "D": [ 1292 ], "Z": [ 1210 ] } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1209 ], "B1": [ 1211 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1246 ], "COUT": [ 1254 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1249 ], "S1": [ 1292 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1293 ], "CLK": [ 2 ], "DI": [ 1294 ], "LSR": [ 52 ], "Q": [ 1074 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1293 ], "CLK": [ 2 ], "DI": [ 1295 ], "LSR": [ 52 ], "Q": [ 1073 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1293 ], "CLK": [ 2 ], "DI": [ 1296 ], "LSR": [ 52 ], "Q": [ 1081 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1293 ], "CLK": [ 2 ], "DI": [ 1297 ], "LSR": [ 52 ], "Q": [ 1079 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1298 ], "BLUT": [ 1299 ], "C0": [ 1300 ], "Z": [ 1293 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1298 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1094 ], "B": [ 1114 ], "C": [ 1301 ], "D": [ 1093 ], "Z": [ 1299 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1080 ], "B": [ 1081 ], "C": [ 1073 ], "D": [ 1074 ], "Z": [ 1296 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1080 ], "C": [ 1073 ], "D": [ 1074 ], "Z": [ 1295 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1080 ], "D": [ 1074 ], "Z": [ 1294 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1302 ], "BLUT": [ 1303 ], "C0": [ 1074 ], "Z": [ 1297 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1079 ], "B": [ 1080 ], "C": [ 1081 ], "D": [ 1073 ], "Z": [ 1302 ] } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1079 ], "D": [ 1080 ], "Z": [ 1303 ] } }, "u_graph_engine.done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1304 ], "LSR": [ 1305 ], "Q": [ 1306 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1307 ], "B": [ 187 ], "C": [ 1308 ], "D": [ 1093 ], "Z": [ 1304 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 356 ], "D": [ 1309 ], "Z": [ 1308 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1310 ], "BLUT": [ 1311 ], "C0": [ 1304 ], "Z": [ 1312 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1310 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1313 ], "B": [ 1314 ], "C": [ 52 ], "D": [ 1315 ], "Z": [ 1311 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110001011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 52 ], "B": [ 1316 ], "C": [ 1317 ], "D": [ 1318 ], "Z": [ 1319 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 52 ], "D": [ 1320 ], "Z": [ 1321 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1112 ], "B": [ 1322 ], "C": [ 1323 ], "D": [ 1324 ], "Z": [ 1325 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1326 ], "B": [ 1309 ], "C": [ 1093 ], "D": [ 1327 ], "Z": [ 1328 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 300 ], "B": [ 1329 ], "C": [ 356 ], "D": [ 52 ], "Z": [ 1330 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1331 ], "B": [ 355 ], "C": [ 187 ], "D": [ 52 ], "Z": [ 1332 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1307 ], "B": [ 1333 ], "C": [ 187 ], "D": [ 52 ], "Z": [ 1334 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1080 ], "C": [ 187 ], "D": [ 52 ], "Z": [ 1336 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 187 ], "B": [ 52 ], "C": [ 1337 ], "D": [ 1300 ], "Z": [ 1338 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_8_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1313 ], "C": [ 1339 ], "D": [ 1315 ], "Z": [ 1337 ] } }, "u_graph_engine.done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 52 ], "Z": [ 1305 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1340 ], "CLK": [ 2 ], "DI": [ 1341 ], "LSR": [ 52 ], "Q": [ 1342 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1340 ], "CLK": [ 2 ], "DI": [ 1343 ], "LSR": [ 52 ], "Q": [ 1344 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1342 ], "C": [ 187 ], "D": [ 1343 ], "Z": [ 1345 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1342 ], "C": [ 187 ], "D": [ 1343 ], "Z": [ 1346 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1347 ], "D": [ 1344 ], "Z": [ 1343 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1347 ], "B": [ 1080 ], "C": [ 187 ], "D": [ 1114 ], "Z": [ 1340 ] } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1347 ], "C": [ 1342 ], "D": [ 1344 ], "Z": [ 1341 ] } }, "u_graph_engine.err_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1348 ], "CLK": [ 2 ], "DI": [ 1098 ], "LSR": [ 52 ], "Q": [ 1349 ] } }, "u_graph_engine.err_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1095 ], "C": [ 1350 ], "D": [ 1097 ], "Z": [ 1348 ] } }, "u_graph_engine.err_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1351 ], "D": [ 1347 ], "Z": [ 1098 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1353 ], "LSR": [ 52 ], "Q": [ 324 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1354 ], "LSR": [ 52 ], "Q": [ 320 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1355 ], "LSR": [ 52 ], "Q": [ 313 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1356 ], "LSR": [ 52 ], "Q": [ 1357 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1358 ], "LSR": [ 52 ], "Q": [ 1359 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1360 ], "LSR": [ 52 ], "Q": [ 1361 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1362 ], "LSR": [ 52 ], "Q": [ 1363 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1364 ], "LSR": [ 52 ], "Q": [ 309 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1365 ], "LSR": [ 52 ], "Q": [ 308 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1366 ], "LSR": [ 52 ], "Q": [ 315 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1367 ], "LSR": [ 52 ], "Q": [ 322 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1368 ], "LSR": [ 52 ], "Q": [ 304 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1369 ], "LSR": [ 52 ], "Q": [ 301 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1370 ], "LSR": [ 52 ], "Q": [ 311 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1371 ], "LSR": [ 52 ], "Q": [ 306 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1352 ], "CLK": [ 2 ], "DI": [ 1372 ], "LSR": [ 52 ], "Q": [ 317 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1373 ], "Z": [ 1372 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1374 ], "Z": [ 1366 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 309 ], "Z": [ 1364 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1375 ], "Z": [ 1368 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 304 ], "B1": [ 301 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1376 ], "COUT": [ 1377 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1375 ], "S1": [ 1378 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1378 ], "Z": [ 1369 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1379 ], "Z": [ 1353 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 309 ], "B1": [ 324 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1380 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1381 ], "S1": [ 1379 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1382 ], "Z": [ 1356 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1383 ], "Z": [ 1358 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1357 ], "B1": [ 1359 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1384 ], "COUT": [ 1385 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1382 ], "S1": [ 1383 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 315 ], "B1": [ 322 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1386 ], "COUT": [ 1376 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1374 ], "S1": [ 1387 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1388 ], "Z": [ 1360 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1361 ], "B1": [ 1363 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1385 ], "COUT": [ 1389 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1388 ], "S1": [ 1390 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1387 ], "Z": [ 1367 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1391 ], "Z": [ 1355 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1390 ], "Z": [ 1362 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1392 ], "Z": [ 1365 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 320 ], "B1": [ 308 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1380 ], "COUT": [ 1386 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1393 ], "S1": [ 1392 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1394 ], "Z": [ 1370 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 311 ], "B1": [ 306 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1377 ], "COUT": [ 1395 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1394 ], "S1": [ 1396 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1396 ], "Z": [ 1371 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1393 ], "Z": [ 1354 ] } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 317 ], "B1": [ 313 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1395 ], "COUT": [ 1384 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1373 ], "S1": [ 1391 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1397 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1398 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1399 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1400 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1401 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1402 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1403 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1404 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1405 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1406 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1407 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1408 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1078 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1409 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1410 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1411 ] } }, "u_graph_engine.n_conn_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1184 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1412 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1413 ], "LSR": [ 52 ], "Q": [ 759 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1414 ], "LSR": [ 52 ], "Q": [ 758 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1415 ], "LSR": [ 52 ], "Q": [ 1416 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1417 ], "LSR": [ 52 ], "Q": [ 1418 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1419 ], "LSR": [ 52 ], "Q": [ 1420 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1421 ], "LSR": [ 52 ], "Q": [ 1422 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1423 ], "LSR": [ 52 ], "Q": [ 1424 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1425 ], "LSR": [ 52 ], "Q": [ 1426 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1427 ], "LSR": [ 52 ], "Q": [ 1428 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1429 ], "LSR": [ 52 ], "Q": [ 1430 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1431 ], "LSR": [ 52 ], "Q": [ 1432 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1433 ], "LSR": [ 52 ], "Q": [ 1434 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1113 ], "CLK": [ 2 ], "DI": [ 1435 ], "LSR": [ 52 ], "Q": [ 1436 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1401 ], "B1": [ 1402 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1437 ], "COUT": [ 1438 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1417 ], "S1": [ 1419 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1398 ], "B1": [ 1405 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1439 ], "COUT": [ 1440 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1441 ], "S1": [ 1413 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 1403 ], "B1": [ 1397 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1439 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1442 ], "S1": [ 1443 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1406 ], "B1": [ 1407 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1440 ], "COUT": [ 1444 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1414 ], "S1": [ 1421 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1408 ], "B1": [ 1409 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1444 ], "COUT": [ 1445 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1423 ], "S1": [ 1425 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1404 ], "B1": [ 1410 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1445 ], "COUT": [ 1446 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1427 ], "S1": [ 1429 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1411 ], "B1": [ 1412 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1446 ], "COUT": [ 1447 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1431 ], "S1": [ 1433 ] } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1399 ], "B1": [ 1400 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1447 ], "COUT": [ 1437 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1435 ], "S1": [ 1415 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1448 ], "LSR": [ 52 ], "Q": [ 1449 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1450 ], "LSR": [ 52 ], "Q": [ 1451 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1452 ], "LSR": [ 52 ], "Q": [ 1453 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1454 ], "LSR": [ 52 ], "Q": [ 1455 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1456 ], "LSR": [ 52 ], "Q": [ 1457 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1458 ], "LSR": [ 52 ], "Q": [ 1459 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1460 ], "LSR": [ 52 ], "Q": [ 1461 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1462 ], "LSR": [ 52 ], "Q": [ 1463 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1464 ], "LSR": [ 52 ], "Q": [ 1465 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1466 ], "LSR": [ 52 ], "Q": [ 1467 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1468 ], "LSR": [ 52 ], "Q": [ 1469 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1470 ], "LSR": [ 52 ], "Q": [ 1471 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1472 ], "LSR": [ 52 ], "Q": [ 1473 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1474 ], "LSR": [ 52 ], "Q": [ 1475 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1476 ], "LSR": [ 52 ], "Q": [ 1477 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1187 ], "CLK": [ 2 ], "DI": [ 1478 ], "LSR": [ 52 ], "Q": [ 1479 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1480 ], "Z": [ 1458 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1481 ], "Z": [ 1452 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1449 ], "D": [ 1094 ], "Z": [ 1448 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1482 ], "Z": [ 1466 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1465 ], "B1": [ 1467 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1483 ], "COUT": [ 1484 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1485 ], "S1": [ 1482 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1486 ], "Z": [ 1460 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1487 ], "Z": [ 1462 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1461 ], "B1": [ 1463 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1488 ], "COUT": [ 1489 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1486 ], "S1": [ 1487 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1490 ], "Z": [ 1450 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1449 ], "B1": [ 1451 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1483 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1491 ], "S1": [ 1490 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1492 ], "Z": [ 1472 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1493 ], "Z": [ 1468 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1494 ], "Z": [ 1454 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1453 ], "B1": [ 1455 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1495 ], "COUT": [ 1496 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1481 ], "S1": [ 1494 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1497 ], "Z": [ 1476 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1498 ], "Z": [ 1456 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1485 ], "Z": [ 1464 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1499 ], "Z": [ 1470 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1469 ], "B1": [ 1471 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1484 ], "COUT": [ 1500 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1493 ], "S1": [ 1499 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1501 ], "Z": [ 1478 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1477 ], "B1": [ 1479 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1502 ], "COUT": [ 1495 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1497 ], "S1": [ 1501 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 1503 ], "Z": [ 1474 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1473 ], "B1": [ 1475 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1500 ], "COUT": [ 1502 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1492 ], "S1": [ 1503 ] } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1457 ], "B1": [ 1459 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1496 ], "COUT": [ 1488 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1498 ], "S1": [ 1480 ] } }, "u_graph_engine.neuron_start_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1504 ], "C": [ 1505 ], "D": [ 52 ], "Z": [ 1506 ] } }, "u_graph_engine.neuron_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1329 ], "LSR": [ 52 ], "Q": [ 1504 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 323 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 319 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 314 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1507 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1508 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1509 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1510 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 312 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 307 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 316 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 310 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 321 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 303 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1077 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 302 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 305 ] } }, "u_graph_engine.out_id_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1076 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 318 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1512 ], "LSR": [ 52 ], "Q": [ 1513 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1514 ], "LSR": [ 52 ], "Q": [ 1515 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1516 ], "LSR": [ 52 ], "Q": [ 1517 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1518 ], "LSR": [ 52 ], "Q": [ 1519 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1520 ], "LSR": [ 52 ], "Q": [ 1521 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1522 ], "LSR": [ 52 ], "Q": [ 1523 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1524 ], "LSR": [ 52 ], "Q": [ 1525 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1526 ], "LSR": [ 52 ], "Q": [ 1527 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1528 ], "LSR": [ 52 ], "Q": [ 1529 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1530 ], "LSR": [ 52 ], "Q": [ 1531 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1532 ], "LSR": [ 52 ], "Q": [ 1533 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1534 ], "LSR": [ 52 ], "Q": [ 1535 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1536 ], "LSR": [ 52 ], "Q": [ 1537 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1538 ], "LSR": [ 52 ], "Q": [ 1539 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1540 ], "LSR": [ 52 ], "Q": [ 1541 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1542 ], "LSR": [ 52 ], "Q": [ 1543 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1544 ], "LSR": [ 52 ], "Q": [ 1545 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1546 ], "LSR": [ 52 ], "Q": [ 1547 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1548 ], "LSR": [ 52 ], "Q": [ 1549 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1550 ], "LSR": [ 52 ], "Q": [ 1551 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1552 ], "LSR": [ 52 ], "Q": [ 1553 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1554 ], "LSR": [ 52 ], "Q": [ 1555 ] } }, "u_graph_engine.ram_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1556 ], "LSR": [ 52 ], "Q": [ 1557 ] } }, "u_graph_engine.ram_req_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1558 ], "C": [ 1559 ], "D": [ 1315 ], "Z": [ 174 ] } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1560 ], "BLUT": [ 1561 ], "C0": [ 1562 ], "Z": [ 1315 ] } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1563 ], "B": [ 1564 ], "C": [ 1565 ], "D": [ 1566 ], "Z": [ 1560 ] } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1561 ] } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1567 ], "B": [ 1568 ], "C": [ 1569 ], "D": [ 1570 ], "Z": [ 1562 ] } }, "u_graph_engine.ram_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1571 ], "LSR": [ 1572 ], "Q": [ 1559 ] } }, "u_graph_engine.ram_req_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1333 ], "C": [ 1573 ], "D": [ 1574 ], "Z": [ 1571 ] } }, "u_graph_engine.ram_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1333 ], "C": [ 52 ], "D": [ 1575 ], "Z": [ 1572 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 345 ], "LSR": [ 52 ], "Q": [ 1576 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 346 ], "LSR": [ 52 ], "Q": [ 1577 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 348 ], "LSR": [ 52 ], "Q": [ 1578 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 341 ], "LSR": [ 52 ], "Q": [ 1579 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 347 ], "LSR": [ 52 ], "Q": [ 1580 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 344 ], "LSR": [ 52 ], "Q": [ 1581 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 343 ], "LSR": [ 52 ], "Q": [ 1582 ] } }, "u_graph_engine.ram_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1333 ], "CLK": [ 2 ], "DI": [ 342 ], "LSR": [ 52 ], "Q": [ 1583 ] } }, "u_graph_engine.ram_wr_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1584 ], "C": [ 1585 ], "D": [ 1315 ], "Z": [ 1586 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1511 ], "CLK": [ 2 ], "DI": [ 1575 ], "LSR": [ 52 ], "Q": [ 1584 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1333 ], "C": [ 1575 ], "D": [ 1587 ], "Z": [ 1511 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1588 ], "B": [ 1313 ], "C": [ 1315 ], "D": [ 1587 ], "Z": [ 1318 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1509 ], "C": [ 1508 ], "D": [ 1589 ], "Z": [ 1317 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1507 ], "C": [ 1510 ], "D": [ 1590 ], "Z": [ 1589 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1591 ], "A1": [ 1592 ], "B0": [ 1509 ], "B1": [ 1510 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1593 ], "COUT": [ 1590 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1594 ], "S1": [ 1595 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1596 ], "A1": [ 1597 ], "B0": [ 1507 ], "B1": [ 1508 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1598 ], "COUT": [ 1593 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1599 ], "S1": [ 1600 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1601 ], "A1": [ 1602 ], "B0": [ 318 ], "B1": [ 314 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1603 ], "COUT": [ 1598 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1604 ], "S1": [ 1605 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1606 ], "A1": [ 1607 ], "B0": [ 312 ], "B1": [ 305 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1608 ], "COUT": [ 1603 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1609 ], "S1": [ 1610 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1611 ], "A1": [ 1612 ], "B0": [ 303 ], "B1": [ 302 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1613 ], "COUT": [ 1608 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1614 ], "S1": [ 1615 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1616 ], "A1": [ 1617 ], "B0": [ 316 ], "B1": [ 321 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1618 ], "COUT": [ 1613 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1619 ], "S1": [ 1620 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1621 ], "A1": [ 1622 ], "B0": [ 319 ], "B1": [ 307 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1623 ], "COUT": [ 1618 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1624 ], "S1": [ 1625 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1626 ], "A1": [ 1627 ], "B0": [ 310 ], "B1": [ 323 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1623 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1628 ], "S1": [ 1629 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1630 ], "BLUT": [ 1631 ], "C0": [ 52 ], "Z": [ 1316 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1630 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1347 ], "B": [ 1342 ], "C": [ 1344 ], "D": [ 187 ], "Z": [ 1631 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1351 ], "D": [ 1632 ], "Z": [ 1587 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1351 ], "D": [ 1632 ], "Z": [ 1574 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1335 ], "D": [ 1331 ], "Z": [ 1573 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 758 ], "B": [ 759 ], "C": [ 1633 ], "D": [ 1634 ], "Z": [ 1632 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1420 ], "B": [ 1418 ], "C": [ 1416 ], "D": [ 1635 ], "Z": [ 1634 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1436 ], "B": [ 1430 ], "C": [ 1426 ], "D": [ 1424 ], "Z": [ 1633 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1434 ], "B": [ 1432 ], "C": [ 1428 ], "D": [ 1422 ], "Z": [ 1635 ] } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1351 ], "D": [ 1573 ], "Z": [ 1575 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1607 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1601 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1616 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1617 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1611 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1612 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1626 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 1606 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1602 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 1596 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 1597 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 1591 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1345 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 1592 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 1627 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_7_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1347 ], "B": [ 1342 ], "C": [ 1344 ], "D": [ 187 ], "Z": [ 1636 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 1621 ] } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1636 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 1622 ] } }, "u_graph_engine.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1312 ], "LSR": [ "0" ], "Q": [ 1314 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1637 ], "LSR": [ "0" ], "Q": [ 1329 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1328 ], "LSR": [ "0" ], "Q": [ 1335 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1334 ], "LSR": [ "0" ], "Q": [ 1307 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1638 ], "LSR": [ "0" ], "Q": [ 1112 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1316 ], "D": [ 1317 ], "Z": [ 1638 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1112 ], "C": [ 52 ], "D": [ 1324 ], "Z": [ 1637 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1336 ], "LSR": [ "0" ], "Q": [ 1080 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1319 ], "LSR": [ "0" ], "Q": [ 1588 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1332 ], "LSR": [ "0" ], "Q": [ 355 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1639 ], "LSR": [ "0" ], "Q": [ 1333 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1326 ], "D": [ 1309 ], "Z": [ 1639 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 356 ], "D": [ 52 ], "Z": [ 1326 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 187 ], "C": [ 52 ], "D": [ 1640 ], "Z": [ 1327 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1641 ], "BLUT": [ 1642 ], "C0": [ 1643 ], "Z": [ 1640 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1641 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001101010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1307 ], "B": [ 1080 ], "C": [ 1644 ], "D": [ 1093 ], "Z": [ 1642 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1080 ], "D": [ 1644 ], "Z": [ 1114 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1307 ], "D": [ 300 ], "Z": [ 1094 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1645 ], "Z": [ 1300 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 355 ], "D": [ 1645 ], "Z": [ 1643 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 355 ], "B": [ 187 ], "C": [ 1339 ], "D": [ 1350 ], "Z": [ 1646 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1647 ], "BLUT": [ 1646 ], "C0": [ 1643 ], "Z": [ 1352 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1647 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1588 ], "D": [ 1314 ], "Z": [ 1339 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1313 ], "C": [ 1339 ], "D": [ 1315 ], "Z": [ 1350 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1648 ], "B": [ 1649 ], "C": [ 1650 ], "D": [ 1651 ], "Z": [ 1645 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1652 ], "B": [ 1653 ], "C": [ 1654 ], "D": [ 1655 ], "Z": [ 1651 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 315 ], "B": [ 308 ], "C": [ 1656 ], "D": [ 1657 ], "Z": [ 1648 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1658 ], "A1": [ 1659 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1660 ], "COUT": [ 1661 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1657 ], "S1": [ 1662 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1663 ], "A1": [ 1664 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1661 ], "COUT": [ 1665 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1666 ], "S1": [ 1667 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1668 ], "A1": [ 1669 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1665 ], "COUT": [ 1670 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1671 ], "S1": [ 1672 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1673 ], "A1": [ 1674 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1670 ], "COUT": [ 1675 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1676 ], "S1": [ 1677 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1678 ], "A1": [ 1679 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1675 ], "COUT": [ 1680 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1681 ], "S1": [ 1682 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1683 ], "A1": [ 1684 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1680 ], "COUT": [ 1685 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1686 ], "S1": [ 1687 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100000010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1363 ], "B": [ 309 ], "C": [ 1688 ], "D": [ 1687 ], "Z": [ 1689 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1690 ], "A1": [ 1691 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1692 ], "COUT": [ 1660 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1693 ], "S1": [ 1656 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1688 ], "A1": [ 1694 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1692 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1695 ], "S1": [ 1696 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 320 ], "B": [ 324 ], "C": [ 1696 ], "D": [ 1693 ], "Z": [ 1652 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1361 ], "B": [ 1359 ], "C": [ 1682 ], "D": [ 1686 ], "Z": [ 1655 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 304 ], "B": [ 322 ], "C": [ 1662 ], "D": [ 1666 ], "Z": [ 1653 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1357 ], "B": [ 313 ], "C": [ 1677 ], "D": [ 1681 ], "Z": [ 1654 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 311 ], "B": [ 301 ], "C": [ 1667 ], "D": [ 1671 ], "Z": [ 1649 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1697 ], "BLUT": [ 1698 ], "C0": [ 1689 ], "Z": [ 1650 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 317 ], "B": [ 306 ], "C": [ 1672 ], "D": [ 1676 ], "Z": [ 1697 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1698 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1699 ], "B": [ 1700 ], "C": [ 1701 ], "D": [ 1702 ], "Z": [ 1093 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1703 ], "B": [ 1704 ], "C": [ 1705 ], "D": [ 1706 ], "Z": [ 1702 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100000010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1463 ], "B": [ 1449 ], "C": [ 1707 ], "D": [ 1708 ], "Z": [ 1699 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1709 ], "A1": [ 1710 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1711 ], "COUT": [ 1712 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1713 ], "S1": [ 1708 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1714 ], "A1": [ 1715 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1716 ], "COUT": [ 1711 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1717 ], "S1": [ 1718 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1719 ], "A1": [ 1720 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1721 ], "COUT": [ 1716 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1722 ], "S1": [ 1723 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1724 ], "A1": [ 1725 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1726 ], "COUT": [ 1721 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1727 ], "S1": [ 1728 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1729 ], "A1": [ 1730 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1731 ], "COUT": [ 1726 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1732 ], "S1": [ 1733 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1734 ], "A1": [ 1735 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1736 ], "COUT": [ 1731 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1737 ], "S1": [ 1738 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1739 ], "A1": [ 1740 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1741 ], "COUT": [ 1736 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1742 ], "S1": [ 1743 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1707 ], "A1": [ 1744 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1741 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1745 ], "S1": [ 1746 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1477 ], "B": [ 1475 ], "C": [ 1733 ], "D": [ 1727 ], "Z": [ 1747 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1461 ], "B": [ 1459 ], "C": [ 1718 ], "D": [ 1713 ], "Z": [ 1706 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1465 ], "B": [ 1451 ], "C": [ 1746 ], "D": [ 1742 ], "Z": [ 1703 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1473 ], "B": [ 1471 ], "C": [ 1738 ], "D": [ 1732 ], "Z": [ 1704 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1457 ], "B": [ 1455 ], "C": [ 1723 ], "D": [ 1717 ], "Z": [ 1705 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1453 ], "B": [ 1479 ], "C": [ 1728 ], "D": [ 1722 ], "Z": [ 1700 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 1748 ], "BLUT": [ 1749 ], "C0": [ 1747 ], "Z": [ 1701 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1469 ], "B": [ 1467 ], "C": [ 1743 ], "D": [ 1737 ], "Z": [ 1748 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 1749 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1080 ], "B": [ 187 ], "C": [ 1750 ], "D": [ 1751 ], "Z": [ 1301 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1307 ], "B": [ 300 ], "C": [ 187 ], "D": [ 1309 ], "Z": [ 1751 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 355 ], "B": [ 1080 ], "C": [ 1094 ], "D": [ 1752 ], "Z": [ 1750 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 300 ], "C": [ 355 ], "D": [ 1752 ], "Z": [ 275 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001101010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 300 ], "B": [ 355 ], "C": [ 187 ], "D": [ 356 ], "Z": [ 1752 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1079 ], "B": [ 1081 ], "C": [ 1073 ], "D": [ 1074 ], "Z": [ 1644 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1461 ], "A1": [ 1463 ], "B0": [ 1753 ], "B1": [ 1754 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1755 ], "COUT": [ 1309 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1756 ], "S1": [ 1757 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1709 ], "A1": [ 1710 ], "B0": [ 1758 ], "B1": [ 1759 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1760 ], "COUT": [ 1761 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1753 ], "S1": [ 1754 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1714 ], "A1": [ 1715 ], "B0": [ 1762 ], "B1": [ 1763 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1764 ], "COUT": [ 1760 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1765 ], "S1": [ 1766 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1719 ], "A1": [ 1720 ], "B0": [ 1767 ], "B1": [ 1768 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1769 ], "COUT": [ 1764 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1770 ], "S1": [ 1771 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1724 ], "A1": [ 1725 ], "B0": [ 1772 ], "B1": [ 1773 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1774 ], "COUT": [ 1769 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1775 ], "S1": [ 1776 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1729 ], "A1": [ 1730 ], "B0": [ 1777 ], "B1": [ 1778 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1779 ], "COUT": [ 1774 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1780 ], "S1": [ 1781 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1734 ], "A1": [ 1735 ], "B0": [ 1782 ], "B1": [ 1783 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1784 ], "COUT": [ 1779 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1785 ], "S1": [ 1786 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1739 ], "A1": [ 1740 ], "B0": [ 1787 ], "B1": [ 1788 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1789 ], "COUT": [ 1784 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1790 ], "S1": [ 1791 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1707 ], "A1": [ 1744 ], "B0": [ 1792 ], "B1": [ 1793 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1789 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1794 ], "S1": [ 1795 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1457 ], "A1": [ 1459 ], "B0": [ 1765 ], "B1": [ 1766 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1796 ], "COUT": [ 1755 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1797 ], "S1": [ 1798 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1453 ], "A1": [ 1455 ], "B0": [ 1770 ], "B1": [ 1771 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1799 ], "COUT": [ 1796 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1800 ], "S1": [ 1801 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1477 ], "A1": [ 1479 ], "B0": [ 1775 ], "B1": [ 1776 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1802 ], "COUT": [ 1799 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1803 ], "S1": [ 1804 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1473 ], "A1": [ 1475 ], "B0": [ 1780 ], "B1": [ 1781 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1805 ], "COUT": [ 1802 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1806 ], "S1": [ 1807 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1469 ], "A1": [ 1471 ], "B0": [ 1785 ], "B1": [ 1786 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1808 ], "COUT": [ 1805 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1809 ], "S1": [ 1810 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1465 ], "A1": [ 1467 ], "B0": [ 1790 ], "B1": [ 1791 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1811 ], "COUT": [ 1808 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1812 ], "S1": [ 1813 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1449 ], "A1": [ 1451 ], "B0": [ 1794 ], "B1": [ 1795 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1811 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1814 ], "S1": [ 1815 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1756 ], "A1": [ 1757 ], "B0": [ 1816 ], "B1": [ 1817 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1818 ], "COUT": [ 1819 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1820 ], "S1": [ 1821 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1797 ], "A1": [ 1798 ], "B0": [ 1822 ], "B1": [ 1823 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1824 ], "COUT": [ 1818 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1825 ], "S1": [ 1826 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1800 ], "A1": [ 1801 ], "B0": [ 1827 ], "B1": [ 1828 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1829 ], "COUT": [ 1824 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1830 ], "S1": [ 1831 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1803 ], "A1": [ 1804 ], "B0": [ 1832 ], "B1": [ 1833 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1834 ], "COUT": [ 1829 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1835 ], "S1": [ 1836 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1806 ], "A1": [ 1807 ], "B0": [ 1837 ], "B1": [ 1838 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1839 ], "COUT": [ 1834 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1840 ], "S1": [ 1841 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1809 ], "A1": [ 1810 ], "B0": [ 1842 ], "B1": [ 1843 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1844 ], "COUT": [ 1839 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1845 ], "S1": [ 1846 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1812 ], "A1": [ 1813 ], "B0": [ 1847 ], "B1": [ 1848 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1849 ], "COUT": [ 1844 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1850 ], "S1": [ 1851 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1814 ], "A1": [ 1815 ], "B0": [ 1852 ], "B1": [ 1853 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1849 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1854 ], "S1": [ 1855 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1344 ], "A1": [ 1342 ], "B0": [ 1177 ], "B1": [ 1160 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1856 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1857 ], "S1": [ 1858 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1101 ], "A1": [ 1103 ], "B0": [ 1161 ], "B1": [ 1174 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1856 ], "COUT": [ 1859 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1860 ], "S1": [ 1861 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1105 ], "A1": [ 1107 ], "B0": [ 1178 ], "B1": [ 1179 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1859 ], "COUT": [ 1862 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1863 ], "S1": [ 1864 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1109 ], "A1": [ 1111 ], "B0": [ 1180 ], "B1": [ 1181 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1862 ], "COUT": [ 1865 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1866 ], "S1": [ 1867 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1175 ], "A1": [ 1167 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1865 ], "COUT": [ 1868 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1869 ], "S1": [ 1870 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1168 ], "A1": [ 1169 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1868 ], "COUT": [ 1871 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1872 ], "S1": [ 1873 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1170 ], "A1": [ 1171 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1871 ], "COUT": [ 1874 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1875 ], "S1": [ 1876 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1877 ], "B1": [ 1878 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1819 ], "COUT": [ 1879 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1880 ], "S1": [ 1881 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1882 ], "B1": [ 1883 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1879 ], "COUT": [ 1884 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1885 ], "S1": [ 1886 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1887 ], "B1": [ 1888 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1884 ], "COUT": [ 1889 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1890 ], "S1": [ 1891 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1892 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1889 ], "COUT": [ 1893 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1894 ], "S1": [ 1895 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1165 ], "A1": [ "0" ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1896 ], "COUT": [ 1897 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1898 ], "S1": [ 1899 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1163 ], "A1": [ 1164 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1900 ], "COUT": [ 1896 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1901 ], "S1": [ 1902 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1185 ], "A1": [ 1186 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1903 ], "COUT": [ 1900 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1904 ], "S1": [ 1905 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1176 ], "A1": [ 1182 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1906 ], "COUT": [ 1903 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1907 ], "S1": [ 1908 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1909 ], "D": [ 1820 ], "Z": [ 1910 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1201 ], "B1": [ 1203 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1911 ], "COUT": [ 1912 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1913 ], "S1": [ 1914 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1197 ], "B1": [ 1199 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1915 ], "COUT": [ 1911 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1916 ], "S1": [ 1917 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1193 ], "B1": [ 1195 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1918 ], "COUT": [ 1915 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1919 ], "S1": [ 1920 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1231 ], "B1": [ 1233 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1921 ], "COUT": [ 1918 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1922 ], "S1": [ 1923 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1227 ], "B1": [ 1229 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1924 ], "COUT": [ 1921 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1925 ], "S1": [ 1926 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1223 ], "B1": [ 1225 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1927 ], "COUT": [ 1924 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1928 ], "S1": [ 1929 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1081 ], "A1": [ 1079 ], "B0": [ 1213 ], "B1": [ 1221 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1930 ], "COUT": [ 1927 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1931 ], "S1": [ 1932 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1074 ], "A1": [ 1073 ], "B0": [ 1189 ], "B1": [ 1191 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1930 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1933 ], "S1": [ 1934 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1935 ], "Z": [ 1936 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1857 ], "D": [ 1854 ], "Z": [ 1937 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1938 ], "Z": [ 1939 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1858 ], "D": [ 1855 ], "Z": [ 1940 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1941 ], "Z": [ 1942 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1860 ], "D": [ 1850 ], "Z": [ 1943 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1944 ], "Z": [ 1945 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1861 ], "D": [ 1851 ], "Z": [ 1946 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1947 ], "Z": [ 1948 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1863 ], "D": [ 1845 ], "Z": [ 1949 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1950 ], "Z": [ 1951 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1864 ], "D": [ 1846 ], "Z": [ 1952 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1866 ], "D": [ 1840 ], "Z": [ 1953 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1954 ], "Z": [ 1955 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1867 ], "D": [ 1841 ], "Z": [ 1956 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1957 ], "Z": [ 1958 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1959 ], "Z": [ 1960 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1869 ], "D": [ 1835 ], "Z": [ 1961 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1962 ], "Z": [ 1963 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1870 ], "D": [ 1836 ], "Z": [ 1964 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1872 ], "D": [ 1830 ], "Z": [ 1965 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1966 ], "Z": [ 1967 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1968 ], "Z": [ 1969 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1873 ], "D": [ 1831 ], "Z": [ 1970 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1971 ], "Z": [ 1972 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1875 ], "D": [ 1825 ], "Z": [ 1973 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1876 ], "D": [ 1826 ], "Z": [ 1974 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1975 ], "Z": [ 1976 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1205 ], "B1": [ 1207 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1912 ], "COUT": [ 1977 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1978 ], "S1": [ 1979 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1209 ], "B1": [ 1211 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1977 ], "COUT": [ 1980 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1981 ], "S1": [ 1982 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1215 ], "B1": [ 1217 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1980 ], "COUT": [ 1983 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1984 ], "S1": [ 1985 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1219 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1983 ], "COUT": [ 1986 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1987 ], "S1": [ 1988 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1989 ], "Z": [ 1990 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1898 ], "D": [ 1894 ], "Z": [ 1991 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1901 ], "D": [ 1890 ], "Z": [ 1992 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1993 ], "Z": [ 1994 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1995 ], "Z": [ 1996 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1902 ], "D": [ 1891 ], "Z": [ 1997 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1904 ], "D": [ 1885 ], "Z": [ 1998 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 1999 ], "Z": [ 2000 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1905 ], "D": [ 1886 ], "Z": [ 2001 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 2002 ], "Z": [ 2003 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 2004 ], "Z": [ 2005 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1907 ], "D": [ 1880 ], "Z": [ 2006 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 2007 ], "Z": [ 2008 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 1908 ], "D": [ 1881 ], "Z": [ 2009 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 2010 ], "Z": [ 2011 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1351 ], "B": [ 1333 ], "C": [ 2012 ], "D": [ 1821 ], "Z": [ 2013 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1913 ], "C": [ 2014 ], "D": [ 1910 ], "Z": [ 1522 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1916 ], "C": [ 1972 ], "D": [ 1973 ], "Z": [ 1518 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1929 ], "C": [ 1951 ], "D": [ 1952 ], "Z": [ 1546 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1919 ], "C": [ 1967 ], "D": [ 1965 ], "Z": [ 1556 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1920 ], "C": [ 1969 ], "D": [ 1970 ], "Z": [ 1516 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1978 ], "C": [ 2005 ], "D": [ 2006 ], "Z": [ 1526 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1979 ], "C": [ 2008 ], "D": [ 2009 ], "Z": [ 1528 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1981 ], "C": [ 2000 ], "D": [ 1998 ], "Z": [ 1530 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1982 ], "C": [ 2003 ], "D": [ 2001 ], "Z": [ 1532 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1984 ], "C": [ 1994 ], "D": [ 1992 ], "Z": [ 1534 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1922 ], "C": [ 1960 ], "D": [ 1961 ], "Z": [ 1552 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1917 ], "C": [ 1976 ], "D": [ 1974 ], "Z": [ 1520 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1987 ], "C": [ 1990 ], "D": [ 1991 ], "Z": [ 1540 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1932 ], "C": [ 1945 ], "D": [ 1946 ], "Z": [ 1536 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1914 ], "C": [ 2011 ], "D": [ 2013 ], "Z": [ 1524 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1985 ], "C": [ 1996 ], "D": [ 1997 ], "Z": [ 1538 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1928 ], "C": [ 1948 ], "D": [ 1949 ], "Z": [ 1544 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1931 ], "C": [ 1942 ], "D": [ 1943 ], "Z": [ 1514 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1925 ], "C": [ 1955 ], "D": [ 1953 ], "Z": [ 1548 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1934 ], "C": [ 1939 ], "D": [ 1940 ], "Z": [ 1512 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1933 ], "C": [ 1936 ], "D": [ 1937 ], "Z": [ 1542 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1926 ], "C": [ 1958 ], "D": [ 1956 ], "Z": [ 1550 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1923 ], "C": [ 1963 ], "D": [ 1964 ], "Z": [ 1554 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1335 ], "B": [ 1351 ], "C": [ 1333 ], "D": [ 2015 ], "Z": [ 2014 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1361 ], "A1": [ 1363 ], "B0": [ 2016 ], "B1": [ 2017 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2018 ], "COUT": [ 2019 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2015 ], "S1": [ 2010 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1357 ], "A1": [ 1359 ], "B0": [ 2020 ], "B1": [ 2021 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2022 ], "COUT": [ 2018 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1971 ], "S1": [ 1975 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 317 ], "A1": [ 313 ], "B0": [ 2023 ], "B1": [ 2024 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2025 ], "COUT": [ 2022 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1966 ], "S1": [ 1968 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 311 ], "A1": [ 306 ], "B0": [ 2026 ], "B1": [ 2027 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2028 ], "COUT": [ 2025 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1959 ], "S1": [ 1962 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 304 ], "A1": [ 301 ], "B0": [ 2029 ], "B1": [ 2030 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2031 ], "COUT": [ 2028 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1954 ], "S1": [ 1957 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 315 ], "A1": [ 322 ], "B0": [ 2032 ], "B1": [ 2033 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2034 ], "COUT": [ 2031 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1947 ], "S1": [ 1950 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 320 ], "A1": [ 308 ], "B0": [ 2035 ], "B1": [ 2036 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2037 ], "COUT": [ 2034 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1941 ], "S1": [ 1944 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 309 ], "A1": [ 324 ], "B0": [ 2038 ], "B1": [ 2039 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2037 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1935 ], "S1": [ 1938 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 2040 ], "B1": [ 2041 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2019 ], "COUT": [ 2042 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2004 ], "S1": [ 2007 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 2043 ], "B1": [ 2044 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2042 ], "COUT": [ 2045 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1999 ], "S1": [ 2002 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 2046 ], "B1": [ 2047 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2045 ], "COUT": [ 2048 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1993 ], "S1": [ 1995 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 2049 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2048 ], "COUT": [ 2050 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1989 ], "S1": [ 2051 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1172 ], "A1": [ 1173 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1874 ], "COUT": [ 1906 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1909 ], "S1": [ 2012 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1321 ], "LSR": [ "0" ], "Q": [ 1347 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1338 ], "LSR": [ "0" ], "Q": [ 1331 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1330 ], "LSR": [ "0" ], "Q": [ 300 ] } }, "u_graph_engine.state_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1325 ], "LSR": [ "0" ], "Q": [ 1351 ] } }, "u_graph_engine.u_act_buffer": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:193.7-197.6", "hdlname": "u_graph_engine u_act_buffer", "module": "$paramod$c614a16d6b975c0ec2885ffa17a962bce4ddbcec\\act_buffer", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "act_buffer", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:32.1-64.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_act_buffer.mem.0.0": { "hide_name": 0, "type": "DP16KD", "parameters": { "ASYNC_RESET_RELEASE": "ASYNC", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000000100", "DATA_WIDTH_B": "00000000000000000000000000000100", "GSR": "DISABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "ASYNC", "WRITEMODE_A": "READBEFOREWRITE", "WRITEMODE_B": "READBEFOREWRITE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:131.3-249.2" }, "port_directions": { "ADA0": "input", "ADA1": "input", "ADA10": "input", "ADA11": "input", "ADA12": "input", "ADA13": "input", "ADA2": "input", "ADA3": "input", "ADA4": "input", "ADA5": "input", "ADA6": "input", "ADA7": "input", "ADA8": "input", "ADA9": "input", "ADB0": "input", "ADB1": "input", "ADB10": "input", "ADB11": "input", "ADB12": "input", "ADB13": "input", "ADB2": "input", "ADB3": "input", "ADB4": "input", "ADB5": "input", "ADB6": "input", "ADB7": "input", "ADB8": "input", "ADB9": "input", "CEA": "input", "CEB": "input", "CLKA": "input", "CLKB": "input", "CSA0": "input", "CSA1": "input", "CSA2": "input", "CSB0": "input", "CSB1": "input", "CSB2": "input", "DIA0": "input", "DIA1": "input", "DIA10": "input", "DIA11": "input", "DIA12": "input", "DIA13": "input", "DIA14": "input", "DIA15": "input", "DIA16": "input", "DIA17": "input", "DIA2": "input", "DIA3": "input", "DIA4": "input", "DIA5": "input", "DIA6": "input", "DIA7": "input", "DIA8": "input", "DIA9": "input", "DIB0": "input", "DIB1": "input", "DIB10": "input", "DIB11": "input", "DIB12": "input", "DIB13": "input", "DIB14": "input", "DIB15": "input", "DIB16": "input", "DIB17": "input", "DIB2": "input", "DIB3": "input", "DIB4": "input", "DIB5": "input", "DIB6": "input", "DIB7": "input", "DIB8": "input", "DIB9": "input", "DOA0": "output", "DOA1": "output", "DOA10": "output", "DOA11": "output", "DOA12": "output", "DOA13": "output", "DOA14": "output", "DOA15": "output", "DOA16": "output", "DOA17": "output", "DOA2": "output", "DOA3": "output", "DOA4": "output", "DOA5": "output", "DOA6": "output", "DOA7": "output", "DOA8": "output", "DOA9": "output", "DOB0": "output", "DOB1": "output", "DOB10": "output", "DOB11": "output", "DOB12": "output", "DOB13": "output", "DOB14": "output", "DOB15": "output", "DOB16": "output", "DOB17": "output", "DOB2": "output", "DOB3": "output", "DOB4": "output", "DOB5": "output", "DOB6": "output", "DOB7": "output", "DOB8": "output", "DOB9": "output", "OCEA": "input", "OCEB": "input", "RSTA": "input", "RSTB": "input", "WEA": "input", "WEB": "input" }, "connections": { "ADA0": [ "0" ], "ADA1": [ "0" ], "ADA10": [ 2052 ], "ADA11": [ 2053 ], "ADA12": [ 2054 ], "ADA13": [ 2055 ], "ADA2": [ 2056 ], "ADA3": [ 2057 ], "ADA4": [ 351 ], "ADA5": [ 2058 ], "ADA6": [ 2059 ], "ADA7": [ 2060 ], "ADA8": [ 352 ], "ADA9": [ 2061 ], "ADB0": [ "0" ], "ADB1": [ "0" ], "ADB10": [ 1606 ], "ADB11": [ 1607 ], "ADB12": [ 1601 ], "ADB13": [ 1602 ], "ADB2": [ 1626 ], "ADB3": [ 1627 ], "ADB4": [ 1621 ], "ADB5": [ 1622 ], "ADB6": [ 1616 ], "ADB7": [ 1617 ], "ADB8": [ 1611 ], "ADB9": [ 1612 ], "CEA": [ "1" ], "CEB": [ "1" ], "CLKA": [ 2 ], "CLKB": [ 2 ], "CSA0": [ "0" ], "CSA1": [ "0" ], "CSA2": [ "0" ], "CSB0": [ "0" ], "CSB1": [ "0" ], "CSB2": [ "0" ], "DIA0": [ 2062 ], "DIA1": [ 2063 ], "DIA10": [ "0" ], "DIA11": [ "0" ], "DIA12": [ "0" ], "DIA13": [ "0" ], "DIA14": [ "0" ], "DIA15": [ "0" ], "DIA16": [ "0" ], "DIA17": [ "0" ], "DIA2": [ 2064 ], "DIA3": [ 2065 ], "DIA4": [ "0" ], "DIA5": [ "0" ], "DIA6": [ "0" ], "DIA7": [ "0" ], "DIA8": [ "0" ], "DIA9": [ "0" ], "DIB0": [ "x" ], "DIB1": [ "x" ], "DIB10": [ "0" ], "DIB11": [ "0" ], "DIB12": [ "0" ], "DIB13": [ "0" ], "DIB14": [ "0" ], "DIB15": [ "0" ], "DIB16": [ "0" ], "DIB17": [ "0" ], "DIB2": [ "x" ], "DIB3": [ "x" ], "DIB4": [ "0" ], "DIB5": [ "0" ], "DIB6": [ "0" ], "DIB7": [ "0" ], "DIB8": [ "0" ], "DIB9": [ "0" ], "DOA0": [ 2066 ], "DOA1": [ 2067 ], "DOA10": [ 2068 ], "DOA11": [ 2069 ], "DOA12": [ 2070 ], "DOA13": [ 2071 ], "DOA14": [ 2072 ], "DOA15": [ 2073 ], "DOA16": [ 2074 ], "DOA17": [ 2075 ], "DOA2": [ 2076 ], "DOA3": [ 2077 ], "DOA4": [ 2078 ], "DOA5": [ 2079 ], "DOA6": [ 2080 ], "DOA7": [ 2081 ], "DOA8": [ 2082 ], "DOA9": [ 2083 ], "DOB0": [ 2084 ], "DOB1": [ 2085 ], "DOB10": [ 2086 ], "DOB11": [ 2087 ], "DOB12": [ 2088 ], "DOB13": [ 2089 ], "DOB14": [ 2090 ], "DOB15": [ 2091 ], "DOB16": [ 2092 ], "DOB17": [ 2093 ], "DOB2": [ 2094 ], "DOB3": [ 2095 ], "DOB4": [ 2096 ], "DOB5": [ 2097 ], "DOB6": [ 2098 ], "DOB7": [ 2099 ], "DOB8": [ 2100 ], "DOB9": [ 2101 ], "OCEA": [ "1" ], "OCEB": [ "1" ], "RSTA": [ "0" ], "RSTB": [ "0" ], "WEA": [ 350 ], "WEB": [ "0" ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 340 ], "LSR": [ "0" ], "Q": [ 2062 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 326 ], "LSR": [ "0" ], "Q": [ 2063 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 328 ], "LSR": [ "0" ], "Q": [ 2064 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 330 ], "LSR": [ "0" ], "Q": [ 2065 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2062 ], "LSR": [ "0" ], "Q": [ 2102 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2063 ], "LSR": [ "0" ], "Q": [ 2103 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2064 ], "LSR": [ "0" ], "Q": [ 2104 ] } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2065 ], "LSR": [ "0" ], "Q": [ 2105 ] } }, "u_graph_engine.u_act_buffer.mem.0.1": { "hide_name": 0, "type": "DP16KD", "parameters": { "ASYNC_RESET_RELEASE": "ASYNC", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000000100", "DATA_WIDTH_B": "00000000000000000000000000000100", "GSR": "DISABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "ASYNC", "WRITEMODE_A": "READBEFOREWRITE", "WRITEMODE_B": "READBEFOREWRITE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:131.3-249.2" }, "port_directions": { "ADA0": "input", "ADA1": "input", "ADA10": "input", "ADA11": "input", "ADA12": "input", "ADA13": "input", "ADA2": "input", "ADA3": "input", "ADA4": "input", "ADA5": "input", "ADA6": "input", "ADA7": "input", "ADA8": "input", "ADA9": "input", "ADB0": "input", "ADB1": "input", "ADB10": "input", "ADB11": "input", "ADB12": "input", "ADB13": "input", "ADB2": "input", "ADB3": "input", "ADB4": "input", "ADB5": "input", "ADB6": "input", "ADB7": "input", "ADB8": "input", "ADB9": "input", "CEA": "input", "CEB": "input", "CLKA": "input", "CLKB": "input", "CSA0": "input", "CSA1": "input", "CSA2": "input", "CSB0": "input", "CSB1": "input", "CSB2": "input", "DIA0": "input", "DIA1": "input", "DIA10": "input", "DIA11": "input", "DIA12": "input", "DIA13": "input", "DIA14": "input", "DIA15": "input", "DIA16": "input", "DIA17": "input", "DIA2": "input", "DIA3": "input", "DIA4": "input", "DIA5": "input", "DIA6": "input", "DIA7": "input", "DIA8": "input", "DIA9": "input", "DIB0": "input", "DIB1": "input", "DIB10": "input", "DIB11": "input", "DIB12": "input", "DIB13": "input", "DIB14": "input", "DIB15": "input", "DIB16": "input", "DIB17": "input", "DIB2": "input", "DIB3": "input", "DIB4": "input", "DIB5": "input", "DIB6": "input", "DIB7": "input", "DIB8": "input", "DIB9": "input", "DOA0": "output", "DOA1": "output", "DOA10": "output", "DOA11": "output", "DOA12": "output", "DOA13": "output", "DOA14": "output", "DOA15": "output", "DOA16": "output", "DOA17": "output", "DOA2": "output", "DOA3": "output", "DOA4": "output", "DOA5": "output", "DOA6": "output", "DOA7": "output", "DOA8": "output", "DOA9": "output", "DOB0": "output", "DOB1": "output", "DOB10": "output", "DOB11": "output", "DOB12": "output", "DOB13": "output", "DOB14": "output", "DOB15": "output", "DOB16": "output", "DOB17": "output", "DOB2": "output", "DOB3": "output", "DOB4": "output", "DOB5": "output", "DOB6": "output", "DOB7": "output", "DOB8": "output", "DOB9": "output", "OCEA": "input", "OCEB": "input", "RSTA": "input", "RSTB": "input", "WEA": "input", "WEB": "input" }, "connections": { "ADA0": [ "0" ], "ADA1": [ "0" ], "ADA10": [ 2052 ], "ADA11": [ 2053 ], "ADA12": [ 2054 ], "ADA13": [ 2055 ], "ADA2": [ 2056 ], "ADA3": [ 2057 ], "ADA4": [ 351 ], "ADA5": [ 2058 ], "ADA6": [ 2059 ], "ADA7": [ 2060 ], "ADA8": [ 352 ], "ADA9": [ 2061 ], "ADB0": [ "0" ], "ADB1": [ "0" ], "ADB10": [ 1606 ], "ADB11": [ 1607 ], "ADB12": [ 1601 ], "ADB13": [ 1602 ], "ADB2": [ 1626 ], "ADB3": [ 1627 ], "ADB4": [ 1621 ], "ADB5": [ 1622 ], "ADB6": [ 1616 ], "ADB7": [ 1617 ], "ADB8": [ 1611 ], "ADB9": [ 1612 ], "CEA": [ "1" ], "CEB": [ "1" ], "CLKA": [ 2 ], "CLKB": [ 2 ], "CSA0": [ "0" ], "CSA1": [ "0" ], "CSA2": [ "0" ], "CSB0": [ "0" ], "CSB1": [ "0" ], "CSB2": [ "0" ], "DIA0": [ 2106 ], "DIA1": [ 2107 ], "DIA10": [ "0" ], "DIA11": [ "0" ], "DIA12": [ "0" ], "DIA13": [ "0" ], "DIA14": [ "0" ], "DIA15": [ "0" ], "DIA16": [ "0" ], "DIA17": [ "0" ], "DIA2": [ 2108 ], "DIA3": [ 2109 ], "DIA4": [ "0" ], "DIA5": [ "0" ], "DIA6": [ "0" ], "DIA7": [ "0" ], "DIA8": [ "0" ], "DIA9": [ "0" ], "DIB0": [ "x" ], "DIB1": [ "x" ], "DIB10": [ "0" ], "DIB11": [ "0" ], "DIB12": [ "0" ], "DIB13": [ "0" ], "DIB14": [ "0" ], "DIB15": [ "0" ], "DIB16": [ "0" ], "DIB17": [ "0" ], "DIB2": [ "x" ], "DIB3": [ "x" ], "DIB4": [ "0" ], "DIB5": [ "0" ], "DIB6": [ "0" ], "DIB7": [ "0" ], "DIB8": [ "0" ], "DIB9": [ "0" ], "DOA0": [ 2110 ], "DOA1": [ 2111 ], "DOA10": [ 2112 ], "DOA11": [ 2113 ], "DOA12": [ 2114 ], "DOA13": [ 2115 ], "DOA14": [ 2116 ], "DOA15": [ 2117 ], "DOA16": [ 2118 ], "DOA17": [ 2119 ], "DOA2": [ 2120 ], "DOA3": [ 2121 ], "DOA4": [ 2122 ], "DOA5": [ 2123 ], "DOA6": [ 2124 ], "DOA7": [ 2125 ], "DOA8": [ 2126 ], "DOA9": [ 2127 ], "DOB0": [ 2128 ], "DOB1": [ 2129 ], "DOB10": [ 2130 ], "DOB11": [ 2131 ], "DOB12": [ 2132 ], "DOB13": [ 2133 ], "DOB14": [ 2134 ], "DOB15": [ 2135 ], "DOB16": [ 2136 ], "DOB17": [ 2137 ], "DOB2": [ 2138 ], "DOB3": [ 2139 ], "DOB4": [ 2140 ], "DOB5": [ 2141 ], "DOB6": [ 2142 ], "DOB7": [ 2143 ], "DOB8": [ 2144 ], "DOB9": [ 2145 ], "OCEA": [ "1" ], "OCEB": [ "1" ], "RSTA": [ "0" ], "RSTB": [ "0" ], "WEA": [ 350 ], "WEB": [ "0" ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA11_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 295 ], "LSR": [ "0" ], "Q": [ 2052 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA11_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 297 ], "LSR": [ "0" ], "Q": [ 2053 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA13_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 281 ], "LSR": [ "0" ], "Q": [ 2055 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110100001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1622 ], "B": [ 2058 ], "C": [ 2056 ], "D": [ 1626 ], "Z": [ 2146 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2053 ], "B": [ 1607 ], "C": [ 2056 ], "D": [ 1626 ], "Z": [ 2147 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_1_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1602 ], "B": [ 2055 ], "C": [ 1606 ], "D": [ 2052 ], "Z": [ 2148 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_1_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2053 ], "B": [ 1607 ], "C": [ 1606 ], "D": [ 2052 ], "Z": [ 2149 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_1_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110100001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1602 ], "B": [ 2055 ], "C": [ 1617 ], "D": [ 2060 ], "Z": [ 2150 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2151 ], "BLUT": [ 2152 ], "C0": [ 2153 ], "Z": [ 2154 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2054 ], "B": [ 1601 ], "C": [ 1622 ], "D": [ 2058 ], "Z": [ 2151 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 2152 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 277 ], "LSR": [ "0" ], "Q": [ 2057 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 283 ], "LSR": [ "0" ], "Q": [ 2056 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2054 ], "B": [ 1601 ], "C": [ 1617 ], "D": [ 2060 ], "Z": [ 2155 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101100001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2059 ], "B": [ 1616 ], "C": [ 1621 ], "D": [ 351 ], "Z": [ 2153 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 285 ], "LSR": [ "0" ], "Q": [ 2058 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 299 ], "LSR": [ "0" ], "Q": [ 2054 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1627 ], "B": [ 2057 ], "C": [ 2146 ], "D": [ 2154 ], "Z": [ 2156 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1612 ], "B": [ 2061 ], "C": [ 2157 ], "D": [ 2158 ], "Z": [ 2159 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 287 ], "LSR": [ "0" ], "Q": [ 2059 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 289 ], "LSR": [ "0" ], "Q": [ 2060 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2149 ], "B": [ 2147 ], "C": [ 2150 ], "D": [ 2148 ], "Z": [ 2158 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2160 ], "BLUT": [ 2161 ], "C0": [ 350 ], "Z": [ 2157 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000010011001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 352 ], "B": [ 1611 ], "C": [ 1621 ], "D": [ 351 ], "Z": [ 2160 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 2161 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 293 ], "LSR": [ "0" ], "Q": [ 2061 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 332 ], "LSR": [ "0" ], "Q": [ 2106 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 334 ], "LSR": [ "0" ], "Q": [ 2107 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 336 ], "LSR": [ "0" ], "Q": [ 2108 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 338 ], "LSR": [ "0" ], "Q": [ 2109 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB0_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2106 ], "LSR": [ "0" ], "Q": [ 2162 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2163 ], "LSR": [ "0" ], "Q": [ 2164 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2107 ], "LSR": [ "0" ], "Q": [ 2165 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2166 ], "BLUT": [ 2167 ], "C0": [ 2159 ], "Z": [ 2163 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2059 ], "B": [ 1616 ], "C": [ 2155 ], "D": [ 2156 ], "Z": [ 2166 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 2167 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2108 ], "LSR": [ "0" ], "Q": [ 2168 ] } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB3_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2109 ], "LSR": [ "0" ], "Q": [ 2169 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2128 ], "C": [ 2162 ], "D": [ 2164 ], "Z": [ 2170 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2165 ], "C": [ 2129 ], "D": [ 2164 ], "Z": [ 2171 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2102 ], "C": [ 2084 ], "D": [ 2164 ], "Z": [ 2172 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2169 ], "C": [ 2139 ], "D": [ 2164 ], "Z": [ 2173 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2103 ], "C": [ 2085 ], "D": [ 2164 ], "Z": [ 2174 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2104 ], "C": [ 2094 ], "D": [ 2164 ], "Z": [ 2175 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2168 ], "C": [ 2138 ], "D": [ 2164 ], "Z": [ 2176 ] } }, "u_graph_engine.u_act_buffer.rd_data_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2105 ], "C": [ 2095 ], "D": [ 2164 ], "Z": [ 2177 ] } }, "u_graph_engine.u_neuron": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:233.7-239.6", "hdlname": "u_graph_engine u_neuron", "module": "$paramod$18f95495176adabb8b1efa1a4c23d17992af7212\\neuron_parallel", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "neuron_parallel", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:1.1-213.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1031 ], "LSR": [ 1506 ], "Q": [ 656 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1032 ], "LSR": [ 1506 ], "Q": [ 642 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1058 ], "LSR": [ 1506 ], "Q": [ 555 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1059 ], "LSR": [ 1506 ], "Q": [ 544 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1061 ], "LSR": [ 1506 ], "Q": [ 534 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1060 ], "LSR": [ 1506 ], "Q": [ 531 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1062 ], "LSR": [ 1506 ], "Q": [ 518 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1034 ], "LSR": [ 1506 ], "Q": [ 522 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1049 ], "LSR": [ 1506 ], "Q": [ 946 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1053 ], "LSR": [ 1506 ], "Q": [ 938 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1054 ], "LSR": [ 1506 ], "Q": [ 933 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1056 ], "LSR": [ 1506 ], "Q": [ 923 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1055 ], "LSR": [ 1506 ], "Q": [ 637 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1036 ], "LSR": [ 1506 ], "Q": [ 918 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1038 ], "LSR": [ 1506 ], "Q": [ 908 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1039 ], "LSR": [ 1506 ], "Q": [ 903 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1040 ], "LSR": [ 1506 ], "Q": [ 889 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1041 ], "LSR": [ 1506 ], "Q": [ 886 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1042 ], "LSR": [ 1506 ], "Q": [ 874 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1043 ], "LSR": [ 1506 ], "Q": [ 871 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1045 ], "LSR": [ 1506 ], "Q": [ 853 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1046 ], "LSR": [ 1506 ], "Q": [ 850 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1047 ], "LSR": [ 1506 ], "Q": [ 846 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1044 ], "LSR": [ 1506 ], "Q": [ 627 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1048 ], "LSR": [ 1506 ], "Q": [ 847 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1050 ], "LSR": [ 1506 ], "Q": [ 755 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1033 ], "LSR": [ 1506 ], "Q": [ 622 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1051 ], "LSR": [ 1506 ], "Q": [ 609 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1057 ], "LSR": [ 1506 ], "Q": [ 602 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1035 ], "LSR": [ 1506 ], "Q": [ 588 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1037 ], "LSR": [ 1506 ], "Q": [ 578 ] } }, "u_graph_engine.u_neuron.acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1505 ], "CLK": [ 2 ], "DI": [ 1052 ], "LSR": [ 1506 ], "Q": [ 565 ] } }, "u_graph_engine.u_neuron.busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 2178 ], "LSR": [ 52 ], "Q": [ 1505 ] } }, "u_graph_engine.u_neuron.busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1504 ], "C": [ 1505 ], "D": [ 762 ], "Z": [ 2178 ] } }, "u_graph_engine.u_neuron.done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 762 ], "LSR": [ 2179 ], "Q": [ 356 ] } }, "u_graph_engine.u_neuron.done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1505 ], "D": [ 52 ], "Z": [ 2179 ] } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2180 ], "CLK": [ 2 ], "DI": [ 2181 ], "LSR": [ 1506 ], "Q": [ 760 ] } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2180 ], "CLK": [ 2 ], "DI": [ 2182 ], "LSR": [ 1506 ], "Q": [ 761 ] } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 761 ], "Z": [ 2182 ] } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1505 ], "D": [ 762 ], "Z": [ 2180 ] } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2181 ] } }, "u_graph_engine.u_neuron.u_mac8": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:116.7-121.6", "hdlname": "u_graph_engine u_neuron u_mac8", "module": "$paramod$24a3a7236073cb7c12a30999f26614228c51a089\\mac8", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac8", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:1.1-117.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2183 ], "A1": [ 2184 ], "A10": [ 2185 ], "A11": [ 2185 ], "A12": [ 2185 ], "A13": [ 2185 ], "A14": [ 2185 ], "A15": [ 2185 ], "A16": [ 2185 ], "A17": [ 2185 ], "A2": [ 2186 ], "A3": [ 2187 ], "A4": [ 2188 ], "A5": [ 2189 ], "A6": [ 2190 ], "A7": [ 2185 ], "A8": [ 2185 ], "A9": [ 2185 ], "B0": [ 2191 ], "B1": [ 2192 ], "B10": [ 2193 ], "B11": [ 2193 ], "B12": [ 2193 ], "B13": [ 2193 ], "B14": [ 2193 ], "B15": [ 2193 ], "B16": [ 2193 ], "B17": [ 2193 ], "B2": [ 2194 ], "B3": [ 2195 ], "B4": [ 2196 ], "B5": [ 2197 ], "B6": [ 2198 ], "B7": [ 2193 ], "B8": [ 2193 ], "B9": [ 2193 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 463 ], "P1": [ 464 ], "P10": [ 490 ], "P11": [ 491 ], "P12": [ 497 ], "P13": [ 498 ], "P14": [ 504 ], "P15": [ 505 ], "P16": [ 2199 ], "P17": [ 2200 ], "P18": [ 2201 ], "P19": [ 2202 ], "P2": [ 468 ], "P20": [ 2203 ], "P21": [ 2204 ], "P22": [ 2205 ], "P23": [ 2206 ], "P24": [ 2207 ], "P25": [ 2208 ], "P26": [ 2209 ], "P27": [ 2210 ], "P28": [ 2211 ], "P29": [ 2212 ], "P3": [ 469 ], "P30": [ 2213 ], "P31": [ 2214 ], "P32": [ 2215 ], "P33": [ 2216 ], "P34": [ 2217 ], "P35": [ 2218 ], "P4": [ 473 ], "P5": [ 474 ], "P6": [ 478 ], "P7": [ 479 ], "P8": [ 483 ], "P9": [ 484 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2219 ], "A1": [ 2220 ], "A10": [ 2221 ], "A11": [ 2221 ], "A12": [ 2221 ], "A13": [ 2221 ], "A14": [ 2221 ], "A15": [ 2221 ], "A16": [ 2221 ], "A17": [ 2221 ], "A2": [ 2222 ], "A3": [ 2223 ], "A4": [ 2224 ], "A5": [ 2225 ], "A6": [ 2226 ], "A7": [ 2221 ], "A8": [ 2221 ], "A9": [ 2221 ], "B0": [ 2227 ], "B1": [ 2228 ], "B10": [ 2229 ], "B11": [ 2229 ], "B12": [ 2229 ], "B13": [ 2229 ], "B14": [ 2229 ], "B15": [ 2229 ], "B16": [ 2229 ], "B17": [ 2229 ], "B2": [ 2230 ], "B3": [ 2231 ], "B4": [ 2232 ], "B5": [ 2233 ], "B6": [ 2234 ], "B7": [ 2229 ], "B8": [ 2229 ], "B9": [ 2229 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 461 ], "P1": [ 462 ], "P10": [ 488 ], "P11": [ 489 ], "P12": [ 495 ], "P13": [ 496 ], "P14": [ 502 ], "P15": [ 503 ], "P16": [ 2235 ], "P17": [ 2236 ], "P18": [ 2237 ], "P19": [ 2238 ], "P2": [ 466 ], "P20": [ 2239 ], "P21": [ 2240 ], "P22": [ 2241 ], "P23": [ 2242 ], "P24": [ 2243 ], "P25": [ 2244 ], "P26": [ 2245 ], "P27": [ 2246 ], "P28": [ 2247 ], "P29": [ 2248 ], "P3": [ 467 ], "P30": [ 2249 ], "P31": [ 2250 ], "P32": [ 2251 ], "P33": [ 2252 ], "P34": [ 2253 ], "P35": [ 2254 ], "P4": [ 471 ], "P5": [ 472 ], "P6": [ 476 ], "P7": [ 477 ], "P8": [ 481 ], "P9": [ 482 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2255 ], "A1": [ 2256 ], "A10": [ 2257 ], "A11": [ 2257 ], "A12": [ 2257 ], "A13": [ 2257 ], "A14": [ 2257 ], "A15": [ 2257 ], "A16": [ 2257 ], "A17": [ 2257 ], "A2": [ 2258 ], "A3": [ 2259 ], "A4": [ 2260 ], "A5": [ 2261 ], "A6": [ 2262 ], "A7": [ 2257 ], "A8": [ 2257 ], "A9": [ 2257 ], "B0": [ 2263 ], "B1": [ 2264 ], "B10": [ 2265 ], "B11": [ 2265 ], "B12": [ 2265 ], "B13": [ 2265 ], "B14": [ 2265 ], "B15": [ 2265 ], "B16": [ 2265 ], "B17": [ 2265 ], "B2": [ 2266 ], "B3": [ 2267 ], "B4": [ 2268 ], "B5": [ 2269 ], "B6": [ 2270 ], "B7": [ 2265 ], "B8": [ 2265 ], "B9": [ 2265 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 666 ], "P1": [ 667 ], "P10": [ 593 ], "P11": [ 594 ], "P12": [ 570 ], "P13": [ 571 ], "P14": [ 548 ], "P15": [ 513 ], "P16": [ 2271 ], "P17": [ 2272 ], "P18": [ 2273 ], "P19": [ 2274 ], "P2": [ 661 ], "P20": [ 2275 ], "P21": [ 2276 ], "P22": [ 2277 ], "P23": [ 2278 ], "P24": [ 2279 ], "P25": [ 2280 ], "P26": [ 2281 ], "P27": [ 2282 ], "P28": [ 2283 ], "P29": [ 2284 ], "P3": [ 662 ], "P30": [ 2285 ], "P31": [ 2286 ], "P32": [ 2287 ], "P33": [ 2288 ], "P34": [ 2289 ], "P35": [ 2290 ], "P4": [ 647 ], "P5": [ 648 ], "P6": [ 632 ], "P7": [ 633 ], "P8": [ 614 ], "P9": [ 615 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2291 ], "A1": [ 2292 ], "A10": [ 2293 ], "A11": [ 2293 ], "A12": [ 2293 ], "A13": [ 2293 ], "A14": [ 2293 ], "A15": [ 2293 ], "A16": [ 2293 ], "A17": [ 2293 ], "A2": [ 2294 ], "A3": [ 2295 ], "A4": [ 2296 ], "A5": [ 2297 ], "A6": [ 2298 ], "A7": [ 2293 ], "A8": [ 2293 ], "A9": [ 2293 ], "B0": [ 2299 ], "B1": [ 2300 ], "B10": [ 2301 ], "B11": [ 2301 ], "B12": [ 2301 ], "B13": [ 2301 ], "B14": [ 2301 ], "B15": [ 2301 ], "B16": [ 2301 ], "B17": [ 2301 ], "B2": [ 2302 ], "B3": [ 2303 ], "B4": [ 2304 ], "B5": [ 2305 ], "B6": [ 2306 ], "B7": [ 2301 ], "B8": [ 2301 ], "B9": [ 2301 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 664 ], "P1": [ 665 ], "P10": [ 591 ], "P11": [ 592 ], "P12": [ 568 ], "P13": [ 569 ], "P14": [ 547 ], "P15": [ 512 ], "P16": [ 2307 ], "P17": [ 2308 ], "P18": [ 2309 ], "P19": [ 2310 ], "P2": [ 659 ], "P20": [ 2311 ], "P21": [ 2312 ], "P22": [ 2313 ], "P23": [ 2314 ], "P24": [ 2315 ], "P25": [ 2316 ], "P26": [ 2317 ], "P27": [ 2318 ], "P28": [ 2319 ], "P29": [ 2320 ], "P3": [ 660 ], "P30": [ 2321 ], "P31": [ 2322 ], "P32": [ 2323 ], "P33": [ 2324 ], "P34": [ 2325 ], "P35": [ 2326 ], "P4": [ 645 ], "P5": [ 646 ], "P6": [ 630 ], "P7": [ 631 ], "P8": [ 612 ], "P9": [ 613 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2327 ], "A1": [ 2328 ], "A10": [ 2329 ], "A11": [ 2329 ], "A12": [ 2329 ], "A13": [ 2329 ], "A14": [ 2329 ], "A15": [ 2329 ], "A16": [ 2329 ], "A17": [ 2329 ], "A2": [ 2330 ], "A3": [ 2331 ], "A4": [ 2332 ], "A5": [ 2333 ], "A6": [ 2334 ], "A7": [ 2329 ], "A8": [ 2329 ], "A9": [ 2329 ], "B0": [ 2335 ], "B1": [ 2336 ], "B10": [ 2337 ], "B11": [ 2337 ], "B12": [ 2337 ], "B13": [ 2337 ], "B14": [ 2337 ], "B15": [ 2337 ], "B16": [ 2337 ], "B17": [ 2337 ], "B2": [ 2338 ], "B3": [ 2339 ], "B4": [ 2340 ], "B5": [ 2341 ], "B6": [ 2342 ], "B7": [ 2337 ], "B8": [ 2337 ], "B9": [ 2337 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 677 ], "P1": [ 678 ], "P10": [ 733 ], "P11": [ 734 ], "P12": [ 728 ], "P13": [ 729 ], "P14": [ 724 ], "P15": [ 719 ], "P16": [ 2343 ], "P17": [ 2344 ], "P18": [ 2345 ], "P19": [ 2346 ], "P2": [ 753 ], "P20": [ 2347 ], "P21": [ 2348 ], "P22": [ 2349 ], "P23": [ 2350 ], "P24": [ 2351 ], "P25": [ 2352 ], "P26": [ 2353 ], "P27": [ 2354 ], "P28": [ 2355 ], "P29": [ 2356 ], "P3": [ 754 ], "P30": [ 2357 ], "P31": [ 2358 ], "P32": [ 2359 ], "P33": [ 2360 ], "P34": [ 2361 ], "P35": [ 2362 ], "P4": [ 748 ], "P5": [ 749 ], "P6": [ 743 ], "P7": [ 744 ], "P8": [ 738 ], "P9": [ 739 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2363 ], "A1": [ 2364 ], "A10": [ 2365 ], "A11": [ 2365 ], "A12": [ 2365 ], "A13": [ 2365 ], "A14": [ 2365 ], "A15": [ 2365 ], "A16": [ 2365 ], "A17": [ 2365 ], "A2": [ 2366 ], "A3": [ 2367 ], "A4": [ 2368 ], "A5": [ 2369 ], "A6": [ 2370 ], "A7": [ 2365 ], "A8": [ 2365 ], "A9": [ 2365 ], "B0": [ 2371 ], "B1": [ 2372 ], "B10": [ 2373 ], "B11": [ 2373 ], "B12": [ 2373 ], "B13": [ 2373 ], "B14": [ 2373 ], "B15": [ 2373 ], "B16": [ 2373 ], "B17": [ 2373 ], "B2": [ 2374 ], "B3": [ 2375 ], "B4": [ 2376 ], "B5": [ 2377 ], "B6": [ 2378 ], "B7": [ 2373 ], "B8": [ 2373 ], "B9": [ 2373 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 675 ], "P1": [ 676 ], "P10": [ 731 ], "P11": [ 732 ], "P12": [ 726 ], "P13": [ 727 ], "P14": [ 723 ], "P15": [ 718 ], "P16": [ 2379 ], "P17": [ 2380 ], "P18": [ 2381 ], "P19": [ 2382 ], "P2": [ 751 ], "P20": [ 2383 ], "P21": [ 2384 ], "P22": [ 2385 ], "P23": [ 2386 ], "P24": [ 2387 ], "P25": [ 2388 ], "P26": [ 2389 ], "P27": [ 2390 ], "P28": [ 2391 ], "P29": [ 2392 ], "P3": [ 752 ], "P30": [ 2393 ], "P31": [ 2394 ], "P32": [ 2395 ], "P33": [ 2396 ], "P34": [ 2397 ], "P35": [ 2398 ], "P4": [ 746 ], "P5": [ 747 ], "P6": [ 741 ], "P7": [ 742 ], "P8": [ 736 ], "P9": [ 737 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2399 ], "A1": [ 2400 ], "A10": [ 2401 ], "A11": [ 2401 ], "A12": [ 2401 ], "A13": [ 2401 ], "A14": [ 2401 ], "A15": [ 2401 ], "A16": [ 2401 ], "A17": [ 2401 ], "A2": [ 2402 ], "A3": [ 2403 ], "A4": [ 2404 ], "A5": [ 2405 ], "A6": [ 2406 ], "A7": [ 2401 ], "A8": [ 2401 ], "A9": [ 2401 ], "B0": [ 2407 ], "B1": [ 2408 ], "B10": [ 2409 ], "B11": [ 2409 ], "B12": [ 2409 ], "B13": [ 2409 ], "B14": [ 2409 ], "B15": [ 2409 ], "B16": [ 2409 ], "B17": [ 2409 ], "B2": [ 2410 ], "B3": [ 2411 ], "B4": [ 2412 ], "B5": [ 2413 ], "B6": [ 2414 ], "B7": [ 2409 ], "B8": [ 2409 ], "B9": [ 2409 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 671 ], "P1": [ 672 ], "P10": [ 703 ], "P11": [ 704 ], "P12": [ 708 ], "P13": [ 709 ], "P14": [ 713 ], "P15": [ 714 ], "P16": [ 2415 ], "P17": [ 2416 ], "P18": [ 2417 ], "P19": [ 2418 ], "P2": [ 683 ], "P20": [ 2419 ], "P21": [ 2420 ], "P22": [ 2421 ], "P23": [ 2422 ], "P24": [ 2423 ], "P25": [ 2424 ], "P26": [ 2425 ], "P27": [ 2426 ], "P28": [ 2427 ], "P29": [ 2428 ], "P3": [ 684 ], "P30": [ 2429 ], "P31": [ 2430 ], "P32": [ 2431 ], "P33": [ 2432 ], "P34": [ 2433 ], "P35": [ 2434 ], "P4": [ 688 ], "P5": [ 689 ], "P6": [ 693 ], "P7": [ 694 ], "P8": [ 698 ], "P9": [ 699 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 2435 ], "A1": [ 2436 ], "A10": [ 2437 ], "A11": [ 2437 ], "A12": [ 2437 ], "A13": [ 2437 ], "A14": [ 2437 ], "A15": [ 2437 ], "A16": [ 2437 ], "A17": [ 2437 ], "A2": [ 2438 ], "A3": [ 2439 ], "A4": [ 2440 ], "A5": [ 2441 ], "A6": [ 2442 ], "A7": [ 2437 ], "A8": [ 2437 ], "A9": [ 2437 ], "B0": [ 2443 ], "B1": [ 2444 ], "B10": [ 2445 ], "B11": [ 2445 ], "B12": [ 2445 ], "B13": [ 2445 ], "B14": [ 2445 ], "B15": [ 2445 ], "B16": [ 2445 ], "B17": [ 2445 ], "B2": [ 2446 ], "B3": [ 2447 ], "B4": [ 2448 ], "B5": [ 2449 ], "B6": [ 2450 ], "B7": [ 2445 ], "B8": [ 2445 ], "B9": [ 2445 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 669 ], "P1": [ 670 ], "P10": [ 701 ], "P11": [ 702 ], "P12": [ 706 ], "P13": [ 707 ], "P14": [ 711 ], "P15": [ 712 ], "P16": [ 2451 ], "P17": [ 2452 ], "P18": [ 2453 ], "P19": [ 2454 ], "P2": [ 681 ], "P20": [ 2455 ], "P21": [ 2456 ], "P22": [ 2457 ], "P23": [ 2458 ], "P24": [ 2459 ], "P25": [ 2460 ], "P26": [ 2461 ], "P27": [ 2462 ], "P28": [ 2463 ], "P29": [ 2464 ], "P3": [ 682 ], "P30": [ 2465 ], "P31": [ 2466 ], "P32": [ 2467 ], "P33": [ 2468 ], "P34": [ 2469 ], "P35": [ 2470 ], "P4": [ 686 ], "P5": [ 687 ], "P6": [ 691 ], "P7": [ 692 ], "P8": [ 696 ], "P9": [ 697 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2471 ], "BLUT": [ 2472 ], "C0": [ 2473 ], "Z": [ 2265 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2474 ], "BLUT": [ 2475 ], "C0": [ 2476 ], "Z": [ 2372 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2477 ], "BLUT": [ 2478 ], "C0": [ 2479 ], "Z": [ 2266 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2480 ], "B": [ 2481 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2477 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2480 ], "B": [ 2481 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2478 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2482 ], "C": [ 2483 ], "D": [ 761 ], "Z": [ 2479 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2484 ], "BLUT": [ 2485 ], "C0": [ 2486 ], "Z": [ 2302 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2487 ], "B": [ 2488 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2484 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2487 ], "B": [ 2488 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2485 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2489 ], "C": [ 2490 ], "D": [ 761 ], "Z": [ 2486 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2491 ], "BLUT": [ 2492 ], "C0": [ 2493 ], "Z": [ 2234 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2494 ], "B": [ 2495 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2491 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2494 ], "B": [ 2495 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2492 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2496 ], "C": [ 2497 ], "D": [ 761 ], "Z": [ 2493 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2498 ], "BLUT": [ 2499 ], "C0": [ 2500 ], "Z": [ 2377 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2501 ], "B": [ 2502 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2498 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2501 ], "B": [ 2502 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2499 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2503 ], "C": [ 2504 ], "D": [ 761 ], "Z": [ 2500 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2505 ], "BLUT": [ 2506 ], "C0": [ 2507 ], "Z": [ 2378 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2508 ], "B": [ 2509 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2505 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2508 ], "B": [ 2509 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2506 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2510 ], "C": [ 2511 ], "D": [ 761 ], "Z": [ 2507 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2512 ], "BLUT": [ 2513 ], "C0": [ 2514 ], "Z": [ 2373 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2515 ], "B": [ 2516 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2512 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2515 ], "B": [ 2516 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2513 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2517 ], "C": [ 2518 ], "D": [ 761 ], "Z": [ 2514 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2519 ], "BLUT": [ 2520 ], "C0": [ 2521 ], "Z": [ 2303 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2522 ], "B": [ 2523 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2519 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2522 ], "B": [ 2523 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2520 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2524 ], "C": [ 2525 ], "D": [ 761 ], "Z": [ 2521 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2526 ], "BLUT": [ 2527 ], "C0": [ 2528 ], "Z": [ 2407 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2529 ], "B": [ 2530 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2526 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2529 ], "B": [ 2530 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2527 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2531 ], "C": [ 2532 ], "D": [ 761 ], "Z": [ 2528 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2533 ], "BLUT": [ 2534 ], "C0": [ 2535 ], "Z": [ 2304 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2536 ], "B": [ 2537 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2533 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2536 ], "B": [ 2537 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2534 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2538 ], "C": [ 2539 ], "D": [ 761 ], "Z": [ 2535 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2540 ], "BLUT": [ 2541 ], "C0": [ 2542 ], "Z": [ 2408 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2543 ], "B": [ 2544 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2540 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2543 ], "B": [ 2544 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2541 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2545 ], "C": [ 2546 ], "D": [ 761 ], "Z": [ 2542 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2547 ], "B": [ 2548 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2474 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2547 ], "B": [ 2548 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2475 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2549 ], "C": [ 2550 ], "D": [ 761 ], "Z": [ 2476 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2551 ], "BLUT": [ 2552 ], "C0": [ 2553 ], "Z": [ 2299 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2554 ], "BLUT": [ 2555 ], "C0": [ 2556 ], "Z": [ 2305 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2557 ], "B": [ 2558 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2554 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2557 ], "B": [ 2558 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2555 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2559 ], "C": [ 2560 ], "D": [ 761 ], "Z": [ 2556 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2561 ], "BLUT": [ 2562 ], "C0": [ 2563 ], "Z": [ 2410 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2564 ], "B": [ 2565 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2561 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2564 ], "B": [ 2565 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2562 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2566 ], "C": [ 2567 ], "D": [ 761 ], "Z": [ 2563 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2568 ], "BLUT": [ 2569 ], "C0": [ 2570 ], "Z": [ 2197 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2571 ], "B": [ 2572 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2568 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2571 ], "B": [ 2572 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2569 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2573 ], "C": [ 2574 ], "D": [ 761 ], "Z": [ 2570 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2575 ], "BLUT": [ 2576 ], "C0": [ 2577 ], "Z": [ 2267 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2578 ], "B": [ 2579 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2575 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2578 ], "B": [ 2579 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2576 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2580 ], "C": [ 2581 ], "D": [ 761 ], "Z": [ 2577 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2582 ], "BLUT": [ 2583 ], "C0": [ 2584 ], "Z": [ 2227 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2585 ], "B": [ 2586 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2582 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2585 ], "B": [ 2586 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2583 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2587 ], "C": [ 2588 ], "D": [ 761 ], "Z": [ 2584 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2589 ], "BLUT": [ 2590 ], "C0": [ 2591 ], "Z": [ 2306 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2592 ], "B": [ 2593 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2589 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2592 ], "B": [ 2593 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2590 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2594 ], "C": [ 2595 ], "D": [ 761 ], "Z": [ 2591 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2596 ], "BLUT": [ 2597 ], "C0": [ 2598 ], "Z": [ 2411 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2599 ], "B": [ 2600 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2596 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2599 ], "B": [ 2600 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2597 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2601 ], "C": [ 2602 ], "D": [ 761 ], "Z": [ 2598 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2603 ], "BLUT": [ 2604 ], "C0": [ 2605 ], "Z": [ 2229 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2606 ], "B": [ 2607 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2603 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2606 ], "B": [ 2607 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2604 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2608 ], "C": [ 2609 ], "D": [ 761 ], "Z": [ 2605 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2610 ], "BLUT": [ 2611 ], "C0": [ 2612 ], "Z": [ 2268 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2613 ], "B": [ 2614 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2610 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2613 ], "B": [ 2614 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2611 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2615 ], "C": [ 2616 ], "D": [ 761 ], "Z": [ 2612 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2617 ], "BLUT": [ 2618 ], "C0": [ 2619 ], "Z": [ 2412 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2620 ], "B": [ 2621 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2617 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2620 ], "B": [ 2621 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2618 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2622 ], "C": [ 2623 ], "D": [ 761 ], "Z": [ 2619 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2624 ], "B": [ 2625 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2551 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2624 ], "B": [ 2625 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2552 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2626 ], "C": [ 2627 ], "D": [ 761 ], "Z": [ 2553 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2628 ], "BLUT": [ 2629 ], "C0": [ 2630 ], "Z": [ 2230 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2631 ], "BLUT": [ 2632 ], "C0": [ 2633 ], "Z": [ 2413 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2634 ], "B": [ 2635 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2631 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2634 ], "B": [ 2635 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2632 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2636 ], "C": [ 2637 ], "D": [ 761 ], "Z": [ 2633 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2638 ], "BLUT": [ 2639 ], "C0": [ 2640 ], "Z": [ 2301 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2641 ], "B": [ 2642 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2638 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2641 ], "B": [ 2642 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2639 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2643 ], "C": [ 2644 ], "D": [ 761 ], "Z": [ 2640 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2645 ], "BLUT": [ 2646 ], "C0": [ 2647 ], "Z": [ 2231 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2648 ], "B": [ 2649 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2645 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2648 ], "B": [ 2649 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2646 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2650 ], "C": [ 2651 ], "D": [ 761 ], "Z": [ 2647 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2652 ], "BLUT": [ 2653 ], "C0": [ 2654 ], "Z": [ 2335 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2655 ], "B": [ 2656 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2652 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2655 ], "B": [ 2656 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2653 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2657 ], "C": [ 2658 ], "D": [ 761 ], "Z": [ 2654 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2659 ], "BLUT": [ 2660 ], "C0": [ 2661 ], "Z": [ 2414 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2662 ], "B": [ 2663 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2659 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2662 ], "B": [ 2663 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2660 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2664 ], "C": [ 2665 ], "D": [ 761 ], "Z": [ 2661 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2666 ], "BLUT": [ 2667 ], "C0": [ 2668 ], "Z": [ 2336 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2669 ], "B": [ 2670 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2666 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2669 ], "B": [ 2670 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2667 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2671 ], "C": [ 2672 ], "D": [ 761 ], "Z": [ 2668 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2673 ], "BLUT": [ 2674 ], "C0": [ 2675 ], "Z": [ 2409 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2676 ], "B": [ 2677 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2673 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2676 ], "B": [ 2677 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2674 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2678 ], "C": [ 2679 ], "D": [ 761 ], "Z": [ 2675 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2680 ], "BLUT": [ 2681 ], "C0": [ 2682 ], "Z": [ 2194 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2683 ], "B": [ 2684 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2680 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2683 ], "B": [ 2684 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2681 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2685 ], "C": [ 2686 ], "D": [ 761 ], "Z": [ 2682 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2687 ], "BLUT": [ 2688 ], "C0": [ 2689 ], "Z": [ 2338 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2690 ], "B": [ 2691 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2687 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2690 ], "B": [ 2691 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2688 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2692 ], "C": [ 2693 ], "D": [ 761 ], "Z": [ 2689 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2694 ], "BLUT": [ 2695 ], "C0": [ 2696 ], "Z": [ 2443 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2697 ], "B": [ 2698 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2694 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2697 ], "B": [ 2698 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2695 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2699 ], "C": [ 2700 ], "D": [ 761 ], "Z": [ 2696 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2701 ], "B": [ 2702 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2628 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2701 ], "B": [ 2702 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2629 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2703 ], "C": [ 2704 ], "D": [ 761 ], "Z": [ 2630 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2705 ], "BLUT": [ 2706 ], "C0": [ 2707 ], "Z": [ 2374 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2708 ], "BLUT": [ 2709 ], "C0": [ 2710 ], "Z": [ 2339 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2711 ], "B": [ 2712 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2708 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2711 ], "B": [ 2712 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2709 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2713 ], "C": [ 2714 ], "D": [ 761 ], "Z": [ 2710 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2715 ], "BLUT": [ 2716 ], "C0": [ 2717 ], "Z": [ 2444 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2718 ], "B": [ 2719 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2715 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2718 ], "B": [ 2719 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2716 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2720 ], "C": [ 2721 ], "D": [ 761 ], "Z": [ 2717 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2722 ], "BLUT": [ 2723 ], "C0": [ 2724 ], "Z": [ 2269 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2725 ], "B": [ 2726 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2722 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2725 ], "B": [ 2726 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2723 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2727 ], "C": [ 2728 ], "D": [ 761 ], "Z": [ 2724 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2729 ], "BLUT": [ 2730 ], "C0": [ 2731 ], "Z": [ 2340 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2732 ], "B": [ 2733 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2729 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2732 ], "B": [ 2733 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2730 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2734 ], "C": [ 2735 ], "D": [ 761 ], "Z": [ 2731 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2736 ], "BLUT": [ 2737 ], "C0": [ 2738 ], "Z": [ 2446 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2739 ], "B": [ 2740 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2736 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2739 ], "B": [ 2740 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2737 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2741 ], "C": [ 2742 ], "D": [ 761 ], "Z": [ 2738 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2743 ], "BLUT": [ 2744 ], "C0": [ 2745 ], "Z": [ 2198 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2746 ], "B": [ 2747 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2743 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2746 ], "B": [ 2747 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2744 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2748 ], "C": [ 2749 ], "D": [ 761 ], "Z": [ 2745 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2750 ], "BLUT": [ 2751 ], "C0": [ 2752 ], "Z": [ 2447 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2753 ], "B": [ 2754 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2750 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2753 ], "B": [ 2754 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2751 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2755 ], "C": [ 2756 ], "D": [ 761 ], "Z": [ 2752 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2757 ], "BLUT": [ 2758 ], "C0": [ 2759 ], "Z": [ 2232 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2760 ], "B": [ 2761 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2757 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2760 ], "B": [ 2761 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2758 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2762 ], "C": [ 2763 ], "D": [ 761 ], "Z": [ 2759 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2764 ], "BLUT": [ 2765 ], "C0": [ 2766 ], "Z": [ 2192 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2767 ], "B": [ 2768 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2764 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2767 ], "B": [ 2768 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2765 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2769 ], "C": [ 2770 ], "D": [ 761 ], "Z": [ 2766 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2771 ], "BLUT": [ 2772 ], "C0": [ 2773 ], "Z": [ 2263 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2774 ], "B": [ 2775 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2771 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2774 ], "B": [ 2775 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2772 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2776 ], "C": [ 2777 ], "D": [ 761 ], "Z": [ 2773 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2778 ], "B": [ 2779 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2705 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2778 ], "B": [ 2779 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2706 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2780 ], "C": [ 2781 ], "D": [ 761 ], "Z": [ 2707 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2782 ], "BLUT": [ 2783 ], "C0": [ 2784 ], "Z": [ 2195 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2785 ], "BLUT": [ 2786 ], "C0": [ 2787 ], "Z": [ 2448 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2788 ], "B": [ 2789 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2785 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2788 ], "B": [ 2789 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2786 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2790 ], "C": [ 2791 ], "D": [ 761 ], "Z": [ 2787 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2792 ], "BLUT": [ 2793 ], "C0": [ 2794 ], "Z": [ 2341 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2795 ], "B": [ 2796 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2792 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2795 ], "B": [ 2796 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2793 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2797 ], "C": [ 2798 ], "D": [ 761 ], "Z": [ 2794 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2799 ], "BLUT": [ 2800 ], "C0": [ 2801 ], "Z": [ 2342 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2802 ], "B": [ 2803 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2799 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2802 ], "B": [ 2803 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2800 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2804 ], "C": [ 2805 ], "D": [ 761 ], "Z": [ 2801 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2806 ], "BLUT": [ 2807 ], "C0": [ 2808 ], "Z": [ 2193 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2809 ], "B": [ 2810 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2806 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2809 ], "B": [ 2810 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2807 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2811 ], "C": [ 2812 ], "D": [ 761 ], "Z": [ 2808 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2813 ], "BLUT": [ 2814 ], "C0": [ 2815 ], "Z": [ 2264 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2816 ], "B": [ 2817 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2813 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2816 ], "B": [ 2817 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2814 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2818 ], "C": [ 2819 ], "D": [ 761 ], "Z": [ 2815 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2820 ], "BLUT": [ 2821 ], "C0": [ 2822 ], "Z": [ 2228 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2823 ], "B": [ 2824 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2820 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2823 ], "B": [ 2824 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2821 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2825 ], "C": [ 2826 ], "D": [ 761 ], "Z": [ 2822 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2827 ], "BLUT": [ 2828 ], "C0": [ 2829 ], "Z": [ 2337 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2830 ], "B": [ 2831 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2827 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2830 ], "B": [ 2831 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2828 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2832 ], "C": [ 2833 ], "D": [ 761 ], "Z": [ 2829 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2834 ], "BLUT": [ 2835 ], "C0": [ 2836 ], "Z": [ 2449 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2837 ], "B": [ 2838 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2834 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2837 ], "B": [ 2838 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2835 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2839 ], "C": [ 2840 ], "D": [ 761 ], "Z": [ 2836 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2841 ], "BLUT": [ 2842 ], "C0": [ 2843 ], "Z": [ 2270 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2844 ], "B": [ 2845 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2841 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2844 ], "B": [ 2845 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2842 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2846 ], "C": [ 2847 ], "D": [ 761 ], "Z": [ 2843 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2848 ], "BLUT": [ 2849 ], "C0": [ 2850 ], "Z": [ 2191 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2851 ], "B": [ 2852 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2848 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2851 ], "B": [ 2852 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2849 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2853 ], "C": [ 761 ], "D": [ 2854 ], "Z": [ 2850 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2855 ], "B": [ 2856 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2782 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2855 ], "B": [ 2856 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2783 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2857 ], "C": [ 2858 ], "D": [ 761 ], "Z": [ 2784 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2859 ], "BLUT": [ 2860 ], "C0": [ 2861 ], "Z": [ 2196 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2862 ], "BLUT": [ 2863 ], "C0": [ 2864 ], "Z": [ 2450 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2865 ], "B": [ 2866 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2862 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2865 ], "B": [ 2866 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2863 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2867 ], "C": [ 2868 ], "D": [ 761 ], "Z": [ 2864 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2869 ], "BLUT": [ 2870 ], "C0": [ 2871 ], "Z": [ 2371 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2872 ], "B": [ 2873 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2869 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2872 ], "B": [ 2873 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2870 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2874 ], "C": [ 2875 ], "D": [ 761 ], "Z": [ 2871 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2876 ], "BLUT": [ 2877 ], "C0": [ 2878 ], "Z": [ 2233 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2879 ], "B": [ 2880 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2876 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2879 ], "B": [ 2880 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2877 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2881 ], "C": [ 2882 ], "D": [ 761 ], "Z": [ 2878 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2883 ], "BLUT": [ 2884 ], "C0": [ 2885 ], "Z": [ 2445 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2886 ], "B": [ 2887 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2883 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2886 ], "B": [ 2887 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2884 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2888 ], "C": [ 2889 ], "D": [ 761 ], "Z": [ 2885 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2890 ], "B": [ 2891 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2859 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2890 ], "B": [ 2891 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2860 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2892 ], "C": [ 2893 ], "D": [ 761 ], "Z": [ 2861 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2894 ], "BLUT": [ 2895 ], "C0": [ 2896 ], "Z": [ 2375 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2897 ], "B": [ 2898 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2894 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2897 ], "B": [ 2898 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2895 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2899 ], "C": [ 2900 ], "D": [ 761 ], "Z": [ 2896 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2901 ], "BLUT": [ 2902 ], "C0": [ 2903 ], "Z": [ 2300 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2904 ], "B": [ 2905 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2901 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2904 ], "B": [ 2905 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2902 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2906 ], "C": [ 2907 ], "D": [ 761 ], "Z": [ 2903 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2908 ], "BLUT": [ 2909 ], "C0": [ 2910 ], "Z": [ 2376 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2911 ], "B": [ 2912 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2908 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2911 ], "B": [ 2912 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2909 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2913 ], "C": [ 2914 ], "D": [ 761 ], "Z": [ 2910 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2915 ], "B": [ 2916 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2471 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2915 ], "B": [ 2916 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2472 ] } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2917 ], "C": [ 2918 ], "D": [ 761 ], "Z": [ 2473 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2919 ], "BLUT": [ 2920 ], "C0": [ 2921 ], "Z": [ 2364 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2922 ], "BLUT": [ 2923 ], "C0": [ 2924 ], "Z": [ 2257 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2925 ], "BLUT": [ 2926 ], "C0": [ 2927 ], "Z": [ 2292 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2928 ], "B": [ 2929 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2925 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2928 ], "B": [ 2929 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2926 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2930 ], "C": [ 2931 ], "D": [ 761 ], "Z": [ 2927 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2932 ], "BLUT": [ 2933 ], "C0": [ 2934 ], "Z": [ 2222 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2935 ], "B": [ 2936 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2932 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2935 ], "B": [ 2936 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2933 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2937 ], "C": [ 2938 ], "D": [ 761 ], "Z": [ 2934 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2939 ], "BLUT": [ 2940 ], "C0": [ 2941 ], "Z": [ 2369 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2942 ], "B": [ 2943 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2939 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2942 ], "B": [ 2943 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2940 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2944 ], "C": [ 2945 ], "D": [ 761 ], "Z": [ 2941 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2946 ], "BLUT": [ 2947 ], "C0": [ 2948 ], "Z": [ 2294 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2949 ], "B": [ 2950 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2946 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2949 ], "B": [ 2950 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2947 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2951 ], "C": [ 2952 ], "D": [ 761 ], "Z": [ 2948 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2953 ], "BLUT": [ 2954 ], "C0": [ 2955 ], "Z": [ 2258 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2956 ], "B": [ 2957 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2953 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2956 ], "B": [ 2957 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2954 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2958 ], "C": [ 2959 ], "D": [ 761 ], "Z": [ 2955 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2960 ], "BLUT": [ 2961 ], "C0": [ 2962 ], "Z": [ 2370 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2963 ], "B": [ 2964 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2960 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2963 ], "B": [ 2964 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2961 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2965 ], "C": [ 2966 ], "D": [ 761 ], "Z": [ 2962 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2967 ], "BLUT": [ 2968 ], "C0": [ 2969 ], "Z": [ 2295 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2970 ], "B": [ 2971 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2967 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2970 ], "B": [ 2971 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2968 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2972 ], "C": [ 2973 ], "D": [ 761 ], "Z": [ 2969 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2974 ], "BLUT": [ 2975 ], "C0": [ 2976 ], "Z": [ 2365 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2977 ], "B": [ 2978 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2974 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2977 ], "B": [ 2978 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2975 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2979 ], "C": [ 2980 ], "D": [ 761 ], "Z": [ 2976 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2981 ], "BLUT": [ 2982 ], "C0": [ 2983 ], "Z": [ 2399 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2984 ], "B": [ 2985 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2981 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2984 ], "B": [ 2985 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2982 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2986 ], "C": [ 2987 ], "D": [ 761 ], "Z": [ 2983 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2988 ], "BLUT": [ 2989 ], "C0": [ 2990 ], "Z": [ 2296 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2991 ], "B": [ 2992 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2988 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2991 ], "B": [ 2992 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2989 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2993 ], "C": [ 2994 ], "D": [ 761 ], "Z": [ 2990 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2995 ], "B": [ 2996 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2922 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2995 ], "B": [ 2996 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2923 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2997 ], "C": [ 2998 ], "D": [ 761 ], "Z": [ 2924 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 2999 ], "BLUT": [ 3000 ], "C0": [ 3001 ], "Z": [ 2183 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3002 ], "BLUT": [ 3003 ], "C0": [ 3004 ], "Z": [ 2400 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3005 ], "B": [ 3006 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3002 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3005 ], "B": [ 3006 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3003 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3007 ], "C": [ 3008 ], "D": [ 761 ], "Z": [ 3004 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3009 ], "BLUT": [ 3010 ], "C0": [ 3011 ], "Z": [ 2223 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3012 ], "B": [ 3013 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3009 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3012 ], "B": [ 3013 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3010 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3014 ], "C": [ 3015 ], "D": [ 761 ], "Z": [ 3011 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3016 ], "BLUT": [ 3017 ], "C0": [ 3018 ], "Z": [ 2297 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3019 ], "B": [ 3020 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3016 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3019 ], "B": [ 3020 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3017 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3021 ], "C": [ 3022 ], "D": [ 761 ], "Z": [ 3018 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3023 ], "BLUT": [ 3024 ], "C0": [ 3025 ], "Z": [ 2259 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3026 ], "B": [ 3027 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3023 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3026 ], "B": [ 3027 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3024 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3028 ], "C": [ 3029 ], "D": [ 761 ], "Z": [ 3025 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3030 ], "BLUT": [ 3031 ], "C0": [ 3032 ], "Z": [ 2402 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3033 ], "B": [ 3034 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3030 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3033 ], "B": [ 3034 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3031 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3035 ], "C": [ 3036 ], "D": [ 761 ], "Z": [ 3032 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3037 ], "BLUT": [ 3038 ], "C0": [ 3039 ], "Z": [ 2226 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3040 ], "B": [ 3041 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3037 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3040 ], "B": [ 3041 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3038 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3042 ], "C": [ 3043 ], "D": [ 761 ], "Z": [ 3039 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3044 ], "BLUT": [ 3045 ], "C0": [ 3046 ], "Z": [ 2298 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3047 ], "B": [ 3048 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3044 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3047 ], "B": [ 3048 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3045 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3049 ], "C": [ 3050 ], "D": [ 761 ], "Z": [ 3046 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3051 ], "BLUT": [ 3052 ], "C0": [ 3053 ], "Z": [ 2403 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3054 ], "B": [ 3055 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3051 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3054 ], "B": [ 3055 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3052 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3056 ], "C": [ 3057 ], "D": [ 761 ], "Z": [ 3053 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3058 ], "BLUT": [ 3059 ], "C0": [ 3060 ], "Z": [ 2186 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3061 ], "B": [ 3062 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3058 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3061 ], "B": [ 3062 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3059 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3063 ], "C": [ 3064 ], "D": [ 761 ], "Z": [ 3060 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3065 ], "BLUT": [ 3066 ], "C0": [ 3067 ], "Z": [ 2219 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3068 ], "B": [ 3069 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3065 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3068 ], "B": [ 3069 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3066 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3070 ], "C": [ 3071 ], "D": [ 761 ], "Z": [ 3067 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3072 ], "B": [ 3073 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2999 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3072 ], "B": [ 3073 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3000 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3074 ], "C": [ 761 ], "D": [ 3075 ], "Z": [ 3001 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3076 ], "BLUT": [ 3077 ], "C0": [ 3078 ], "Z": [ 2366 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3079 ], "BLUT": [ 3080 ], "C0": [ 3081 ], "Z": [ 2260 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3082 ], "B": [ 3083 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3079 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3082 ], "B": [ 3083 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3080 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3084 ], "C": [ 3085 ], "D": [ 761 ], "Z": [ 3081 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3086 ], "BLUT": [ 3087 ], "C0": [ 3088 ], "Z": [ 2404 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3089 ], "B": [ 3090 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3086 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3089 ], "B": [ 3090 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3087 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3091 ], "C": [ 3092 ], "D": [ 761 ], "Z": [ 3088 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3093 ], "BLUT": [ 3094 ], "C0": [ 3095 ], "Z": [ 2293 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3096 ], "B": [ 3097 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3093 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3096 ], "B": [ 3097 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3094 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3098 ], "C": [ 3099 ], "D": [ 761 ], "Z": [ 3095 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3100 ], "BLUT": [ 3101 ], "C0": [ 3102 ], "Z": [ 2405 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3103 ], "B": [ 3104 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3100 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3103 ], "B": [ 3104 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3101 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3105 ], "C": [ 3106 ], "D": [ 761 ], "Z": [ 3102 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3107 ], "BLUT": [ 3108 ], "C0": [ 3109 ], "Z": [ 2327 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3110 ], "B": [ 3111 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3107 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3110 ], "B": [ 3111 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3108 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3112 ], "C": [ 3113 ], "D": [ 761 ], "Z": [ 3109 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3114 ], "BLUT": [ 3115 ], "C0": [ 3116 ], "Z": [ 2406 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3117 ], "B": [ 3118 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3114 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3117 ], "B": [ 3118 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3115 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3119 ], "C": [ 3120 ], "D": [ 761 ], "Z": [ 3116 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3121 ], "BLUT": [ 3122 ], "C0": [ 3123 ], "Z": [ 2328 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3124 ], "B": [ 3125 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3121 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3124 ], "B": [ 3125 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3122 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3126 ], "C": [ 3127 ], "D": [ 761 ], "Z": [ 3123 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3128 ], "BLUT": [ 3129 ], "C0": [ 3130 ], "Z": [ 2401 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3131 ], "B": [ 3132 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3128 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3131 ], "B": [ 3132 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3129 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3133 ], "C": [ 3134 ], "D": [ 761 ], "Z": [ 3130 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3135 ], "BLUT": [ 3136 ], "C0": [ 3137 ], "Z": [ 2221 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3138 ], "B": [ 3139 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3135 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3138 ], "B": [ 3139 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3136 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3140 ], "C": [ 3141 ], "D": [ 761 ], "Z": [ 3137 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3142 ], "BLUT": [ 3143 ], "C0": [ 3144 ], "Z": [ 2330 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3145 ], "B": [ 3146 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3142 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3145 ], "B": [ 3146 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3143 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3147 ], "C": [ 3148 ], "D": [ 761 ], "Z": [ 3144 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3149 ], "B": [ 3150 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3076 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3149 ], "B": [ 3150 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3077 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3151 ], "C": [ 3152 ], "D": [ 761 ], "Z": [ 3078 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3153 ], "BLUT": [ 3154 ], "C0": [ 3155 ], "Z": [ 2184 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3156 ], "BLUT": [ 3157 ], "C0": [ 3158 ], "Z": [ 2435 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3159 ], "B": [ 3160 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3156 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3159 ], "B": [ 3160 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3157 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3161 ], "C": [ 3162 ], "D": [ 761 ], "Z": [ 3158 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3163 ], "BLUT": [ 3164 ], "C0": [ 3165 ], "Z": [ 2331 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3166 ], "B": [ 3167 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3163 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3166 ], "B": [ 3167 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3164 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3168 ], "C": [ 3169 ], "D": [ 761 ], "Z": [ 3165 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3170 ], "BLUT": [ 3171 ], "C0": [ 3172 ], "Z": [ 2436 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3173 ], "B": [ 3174 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3170 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3173 ], "B": [ 3174 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3171 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3175 ], "C": [ 3176 ], "D": [ 761 ], "Z": [ 3172 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3177 ], "BLUT": [ 3178 ], "C0": [ 3179 ], "Z": [ 2261 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3180 ], "B": [ 3181 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3177 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3180 ], "B": [ 3181 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3178 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3182 ], "C": [ 3183 ], "D": [ 761 ], "Z": [ 3179 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3184 ], "BLUT": [ 3185 ], "C0": [ 3186 ], "Z": [ 2332 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3187 ], "B": [ 3188 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3184 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3187 ], "B": [ 3188 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3185 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3189 ], "C": [ 3190 ], "D": [ 761 ], "Z": [ 3186 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3191 ], "BLUT": [ 3192 ], "C0": [ 3193 ], "Z": [ 2438 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3194 ], "B": [ 3195 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3191 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3194 ], "B": [ 3195 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3192 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3196 ], "C": [ 3197 ], "D": [ 761 ], "Z": [ 3193 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3198 ], "BLUT": [ 3199 ], "C0": [ 3200 ], "Z": [ 2190 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3201 ], "B": [ 3202 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3198 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3201 ], "B": [ 3202 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3199 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3203 ], "C": [ 3204 ], "D": [ 761 ], "Z": [ 3200 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3205 ], "BLUT": [ 3206 ], "C0": [ 3207 ], "Z": [ 2333 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3208 ], "B": [ 3209 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3205 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3208 ], "B": [ 3209 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3206 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3210 ], "C": [ 3211 ], "D": [ 761 ], "Z": [ 3207 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3212 ], "BLUT": [ 3213 ], "C0": [ 3214 ], "Z": [ 2439 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3215 ], "B": [ 3216 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3212 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3215 ], "B": [ 3216 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3213 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3217 ], "C": [ 3218 ], "D": [ 761 ], "Z": [ 3214 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3219 ], "BLUT": [ 3220 ], "C0": [ 3221 ], "Z": [ 2255 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3222 ], "B": [ 3223 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3219 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3222 ], "B": [ 3223 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3220 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3224 ], "C": [ 3225 ], "D": [ 761 ], "Z": [ 3221 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3226 ], "B": [ 3227 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3153 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3226 ], "B": [ 3227 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3154 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3228 ], "C": [ 3229 ], "D": [ 761 ], "Z": [ 3155 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3230 ], "BLUT": [ 3231 ], "C0": [ 3232 ], "Z": [ 2367 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3233 ], "BLUT": [ 3234 ], "C0": [ 3235 ], "Z": [ 2440 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3236 ], "B": [ 3237 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3233 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3236 ], "B": [ 3237 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3234 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3238 ], "C": [ 3239 ], "D": [ 761 ], "Z": [ 3235 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3240 ], "BLUT": [ 3241 ], "C0": [ 3242 ], "Z": [ 2185 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3243 ], "B": [ 3244 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3240 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3243 ], "B": [ 3244 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3241 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3245 ], "C": [ 3246 ], "D": [ 761 ], "Z": [ 3242 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3247 ], "BLUT": [ 3248 ], "C0": [ 3249 ], "Z": [ 2220 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3250 ], "B": [ 3251 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3247 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3250 ], "B": [ 3251 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3248 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3252 ], "C": [ 3253 ], "D": [ 761 ], "Z": [ 3249 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3254 ], "BLUT": [ 3255 ], "C0": [ 3256 ], "Z": [ 2262 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3257 ], "B": [ 3258 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3254 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3257 ], "B": [ 3258 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3255 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3259 ], "C": [ 3260 ], "D": [ 761 ], "Z": [ 3256 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3261 ], "BLUT": [ 3262 ], "C0": [ 3263 ], "Z": [ 2224 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3264 ], "B": [ 3265 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3261 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3264 ], "B": [ 3265 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3262 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3266 ], "C": [ 3267 ], "D": [ 761 ], "Z": [ 3263 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3268 ], "BLUT": [ 3269 ], "C0": [ 3270 ], "Z": [ 2334 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3271 ], "B": [ 3272 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3268 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3271 ], "B": [ 3272 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3269 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3273 ], "C": [ 3274 ], "D": [ 761 ], "Z": [ 3270 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3275 ], "BLUT": [ 3276 ], "C0": [ 3277 ], "Z": [ 2441 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3278 ], "B": [ 3279 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3275 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3278 ], "B": [ 3279 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3276 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3280 ], "C": [ 3281 ], "D": [ 761 ], "Z": [ 3277 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3282 ], "BLUT": [ 3283 ], "C0": [ 3284 ], "Z": [ 2329 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3285 ], "B": [ 3286 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3282 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3285 ], "B": [ 3286 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3283 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3287 ], "C": [ 3288 ], "D": [ 761 ], "Z": [ 3284 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3289 ], "BLUT": [ 3290 ], "C0": [ 3291 ], "Z": [ 2442 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3292 ], "B": [ 3293 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3289 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3292 ], "B": [ 3293 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3290 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3294 ], "C": [ 3295 ], "D": [ 761 ], "Z": [ 3291 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3296 ], "BLUT": [ 3297 ], "C0": [ 3298 ], "Z": [ 2256 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3299 ], "B": [ 3300 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3296 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3299 ], "B": [ 3300 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3297 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3301 ], "C": [ 3302 ], "D": [ 761 ], "Z": [ 3298 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3303 ], "B": [ 3304 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3230 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3303 ], "B": [ 3304 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3231 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3305 ], "C": [ 3306 ], "D": [ 761 ], "Z": [ 3232 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3307 ], "BLUT": [ 3308 ], "C0": [ 3309 ], "Z": [ 2291 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3310 ], "BLUT": [ 3311 ], "C0": [ 3312 ], "Z": [ 2187 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3313 ], "B": [ 3314 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3310 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3313 ], "B": [ 3314 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3311 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3315 ], "C": [ 3316 ], "D": [ 761 ], "Z": [ 3312 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3317 ], "BLUT": [ 3318 ], "C0": [ 3319 ], "Z": [ 2363 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3320 ], "B": [ 3321 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3317 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3320 ], "B": [ 3321 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3318 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3322 ], "C": [ 3323 ], "D": [ 761 ], "Z": [ 3319 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3324 ], "BLUT": [ 3325 ], "C0": [ 3326 ], "Z": [ 2188 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3327 ], "B": [ 3328 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3324 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3327 ], "B": [ 3328 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3325 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3329 ], "C": [ 3330 ], "D": [ 761 ], "Z": [ 3326 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3331 ], "BLUT": [ 3332 ], "C0": [ 3333 ], "Z": [ 2437 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3334 ], "B": [ 3335 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3331 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3334 ], "B": [ 3335 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3332 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3336 ], "C": [ 3337 ], "D": [ 761 ], "Z": [ 3333 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3338 ], "B": [ 3339 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3307 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3338 ], "B": [ 3339 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3308 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3340 ], "C": [ 3341 ], "D": [ 761 ], "Z": [ 3309 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3342 ], "BLUT": [ 3343 ], "C0": [ 3344 ], "Z": [ 2189 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3345 ], "B": [ 3346 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3342 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3345 ], "B": [ 3346 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3343 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3347 ], "C": [ 3348 ], "D": [ 761 ], "Z": [ 3344 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3349 ], "BLUT": [ 3350 ], "C0": [ 3351 ], "Z": [ 2225 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3352 ], "B": [ 3353 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3349 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3352 ], "B": [ 3353 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3350 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3354 ], "C": [ 3355 ], "D": [ 761 ], "Z": [ 3351 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3356 ], "BLUT": [ 3357 ], "C0": [ 3358 ], "Z": [ 2368 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3359 ], "B": [ 3360 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3356 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3359 ], "B": [ 3360 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 3357 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3361 ], "C": [ 3362 ], "D": [ 761 ], "Z": [ 3358 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3363 ], "B": [ 3364 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2919 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3363 ], "B": [ 3364 ], "C": [ 760 ], "D": [ 761 ], "Z": [ 2920 ] } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3365 ], "C": [ 3366 ], "D": [ 761 ], "Z": [ 2921 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1011 ], "LSR": [ 52 ], "Q": [ 345 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1030 ], "LSR": [ 52 ], "Q": [ 346 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1021 ], "LSR": [ 52 ], "Q": [ 348 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1024 ], "LSR": [ 52 ], "Q": [ 341 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1018 ], "LSR": [ 52 ], "Q": [ 347 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1015 ], "LSR": [ 52 ], "Q": [ 344 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1012 ], "LSR": [ 52 ], "Q": [ 343 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3367 ], "CLK": [ 2 ], "DI": [ 1027 ], "LSR": [ 52 ], "Q": [ 342 ] } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1505 ], "D": [ 762 ], "Z": [ 3367 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2812 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2749 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2574 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2893 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2858 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2686 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2770 ] } }, "u_graph_engine.w_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2854 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2776 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2917 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2846 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2727 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2615 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2580 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2482 ] } }, "u_graph_engine.w_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2818 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2626 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2643 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2594 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2559 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2538 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2524 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2489 ] } }, "u_graph_engine.w_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2906 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2657 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2832 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2804 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2797 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2734 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2713 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2692 ] } }, "u_graph_engine.w_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2671 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2874 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2517 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2510 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2503 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2913 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2899 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2780 ] } }, "u_graph_engine.w_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2549 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2531 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2678 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2664 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2636 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2622 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2601 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2566 ] } }, "u_graph_engine.w_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2545 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2699 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2888 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2867 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2839 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2790 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2755 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2741 ] } }, "u_graph_engine.w_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2720 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2852 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2810 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2747 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2572 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2891 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2856 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2684 ] } }, "u_graph_engine.w_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2768 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2607 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2495 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2880 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2761 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2649 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2702 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2824 ] } }, "u_graph_engine.w_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2586 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2916 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2845 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2726 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2614 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2579 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2481 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2817 ] } }, "u_graph_engine.w_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2775 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2642 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2593 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2558 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2537 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2523 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2488 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2905 ] } }, "u_graph_engine.w_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2625 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2609 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2497 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2882 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2763 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2651 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2704 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2826 ] } }, "u_graph_engine.w_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2588 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2831 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2803 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2796 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2733 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2712 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2691 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2670 ] } }, "u_graph_engine.w_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2656 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2516 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2509 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2502 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2912 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2898 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2779 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2548 ] } }, "u_graph_engine.w_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2873 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2677 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2663 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2635 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2621 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2600 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2565 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2544 ] } }, "u_graph_engine.w_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2530 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2887 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2866 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2838 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2698 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2789 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2754 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2740 ] } }, "u_graph_engine.w_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2719 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2851 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2809 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2746 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2571 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2890 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2855 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2683 ] } }, "u_graph_engine.w_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2767 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2585 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2606 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2494 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2879 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2760 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2648 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2701 ] } }, "u_graph_engine.w_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2823 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2613 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2774 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2915 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2844 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2725 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2578 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2480 ] } }, "u_graph_engine.w_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2816 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2557 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2536 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2522 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2487 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2904 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2624 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2641 ] } }, "u_graph_engine.w_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2592 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2669 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2732 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2711 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2690 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2830 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2655 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2802 ] } }, "u_graph_engine.w_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2795 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2515 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2508 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2501 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2911 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2897 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2778 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2547 ] } }, "u_graph_engine.w_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2872 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2918 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2847 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2728 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2616 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2581 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2483 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2819 ] } }, "u_graph_engine.w_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2777 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2676 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2662 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2634 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2620 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2599 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2564 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2543 ] } }, "u_graph_engine.w_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2529 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2886 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2865 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2837 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2788 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2753 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2739 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2718 ] } }, "u_graph_engine.w_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2697 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2644 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2595 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2560 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2539 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2525 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2627 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2490 ] } }, "u_graph_engine.w_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2907 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2658 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2833 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2805 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2798 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2735 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2714 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2693 ] } }, "u_graph_engine.w_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2672 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2875 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2518 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2511 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2504 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2914 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2900 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2781 ] } }, "u_graph_engine.w_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2550 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2532 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2679 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2665 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2637 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2623 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2602 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2567 ] } }, "u_graph_engine.w_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2546 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2700 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2889 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2868 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2840 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2791 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2756 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2742 ] } }, "u_graph_engine.w_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2721 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2853 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2811 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2748 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2573 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2892 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2857 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2685 ] } }, "u_graph_engine.w_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2769 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3375 ], "LSR": [ 52 ], "Q": [ 2587 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3368 ], "LSR": [ 52 ], "Q": [ 2608 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3369 ], "LSR": [ 52 ], "Q": [ 2496 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3370 ], "LSR": [ 52 ], "Q": [ 2881 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3371 ], "LSR": [ 52 ], "Q": [ 2762 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3372 ], "LSR": [ 52 ], "Q": [ 2650 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3373 ], "LSR": [ 52 ], "Q": [ 2703 ] } }, "u_graph_engine.w_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 3374 ], "LSR": [ 52 ], "Q": [ 2825 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 52 ], "Q": [ 3375 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 52 ], "Q": [ 3374 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 52 ], "Q": [ 3373 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 52 ], "Q": [ 3372 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 52 ], "Q": [ 3371 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 52 ], "Q": [ 3370 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 52 ], "Q": [ 3369 ] } }, "u_graph_engine.weight_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:247.5-584.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1346 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 52 ], "Q": [ 3368 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3246 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3204 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3348 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3330 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3316 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3064 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3229 ] } }, "u_graph_engine.x_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1135 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3075 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3224 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2997 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3259 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3182 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3084 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3028 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2958 ] } }, "u_graph_engine.x_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1154 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3301 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3098 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3049 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3021 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 2993 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 2972 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2951 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 2930 ] } }, "u_graph_engine.x_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1155 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3340 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3287 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3273 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3210 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3189 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3168 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3147 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3126 ] } }, "u_graph_engine.x_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1133 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3112 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3322 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2979 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 2965 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 2944 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3361 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3305 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3151 ] } }, "u_graph_engine.x_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1142 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3365 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3133 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3119 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3105 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3091 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3056 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3035 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3007 ] } }, "u_graph_engine.x_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1158 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 2986 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3336 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3294 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3280 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3238 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3217 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3196 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3175 ] } }, "u_graph_engine.x_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1143 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3161 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3244 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3202 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3346 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3328 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3314 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3062 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3227 ] } }, "u_graph_engine.x_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1126 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3073 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3041 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3353 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3265 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3013 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2936 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3251 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3139 ] } }, "u_graph_engine.x_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1141 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3069 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2996 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3258 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3181 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3083 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3027 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2957 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3300 ] } }, "u_graph_engine.x_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1146 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3223 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2950 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3020 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 2929 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3097 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 2992 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 2971 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3048 ] } }, "u_graph_engine.x_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1144 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3339 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3141 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3043 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3355 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3267 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3015 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2938 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3253 ] } }, "u_graph_engine.x_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1136 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3071 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3286 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3272 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3209 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3188 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3167 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3146 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3125 ] } }, "u_graph_engine.x_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1128 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3111 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2978 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 2964 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 2943 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3360 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3304 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3150 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3364 ] } }, "u_graph_engine.x_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1129 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3321 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3132 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3118 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3104 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3090 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3055 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3034 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3006 ] } }, "u_graph_engine.x_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1130 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 2985 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3335 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3293 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3279 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3237 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3216 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3195 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3174 ] } }, "u_graph_engine.x_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1131 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3160 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3243 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3201 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3345 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3327 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3313 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3061 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3226 ] } }, "u_graph_engine.x_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1152 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3072 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3138 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3040 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3352 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3264 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3012 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2935 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3250 ] } }, "u_graph_engine.x_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1151 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3068 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3222 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2995 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3257 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3180 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3082 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3026 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2956 ] } }, "u_graph_engine.x_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1149 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3299 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3338 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3096 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3047 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3019 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 2991 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 2970 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2949 ] } }, "u_graph_engine.x_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1150 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 2928 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3110 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3285 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3271 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3208 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3187 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3166 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3145 ] } }, "u_graph_engine.x_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1122 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3124 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3320 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2977 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 2963 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 2942 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3359 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3303 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3149 ] } }, "u_graph_engine.x_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1121 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3363 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2998 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3260 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3183 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3085 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3029 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2959 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3302 ] } }, "u_graph_engine.x_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1137 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3225 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 2984 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3131 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3117 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3103 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3089 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3054 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3033 ] } }, "u_graph_engine.x_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1147 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3005 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3215 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3194 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3173 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3159 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3334 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3292 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3278 ] } }, "u_graph_engine.x_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1119 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3236 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3341 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3099 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3050 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3022 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 2994 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 2973 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2952 ] } }, "u_graph_engine.x_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1138 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 2931 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3190 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3169 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3148 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3127 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3113 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3288 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3274 ] } }, "u_graph_engine.x_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1124 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3211 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 2980 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3323 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 2966 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 2945 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3362 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3306 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3152 ] } }, "u_graph_engine.x_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1140 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3366 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3036 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 2987 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3008 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3092 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3057 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3134 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3120 ] } }, "u_graph_engine.x_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1145 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3106 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3337 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3295 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3281 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3239 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3218 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3197 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3176 ] } }, "u_graph_engine.x_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1139 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3162 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3245 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3203 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3347 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3329 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3315 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 3063 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3228 ] } }, "u_graph_engine.x_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1156 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3074 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2173 ], "LSR": [ 52 ], "Q": [ 3140 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2176 ], "LSR": [ 52 ], "Q": [ 3042 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2171 ], "LSR": [ 52 ], "Q": [ 3354 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2170 ], "LSR": [ 52 ], "Q": [ 3266 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2177 ], "LSR": [ 52 ], "Q": [ 3014 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2175 ], "LSR": [ 52 ], "Q": [ 2937 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2174 ], "LSR": [ 52 ], "Q": [ 3252 ] } }, "u_graph_engine.x_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1157 ], "CLK": [ 2 ], "DI": [ 2172 ], "LSR": [ 52 ], "Q": [ 3070 ] } }, "u_int8_access": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:378.7-389.6", "module": "$paramod\\int8_memory_access\\ADDR_WIDTH=s32'00000000000000000000000000010111", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "int8_memory_access", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:1.1-179.10" }, "port_directions": { }, "connections": { } }, "u_int8_access.addr_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3376 ], "C": [ 3377 ], "D": [ 3378 ], "Z": [ 3379 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3380 ], "C": [ 3381 ], "D": [ 3378 ], "Z": [ 3382 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3383 ], "C": [ 3384 ], "D": [ 3378 ], "Z": [ 3385 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3386 ], "C": [ 3387 ], "D": [ 3378 ], "Z": [ 3388 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3389 ], "C": [ 3390 ], "D": [ 3378 ], "Z": [ 3391 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3392 ], "C": [ 3393 ], "D": [ 3378 ], "Z": [ 3394 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3395 ], "C": [ 3396 ], "D": [ 3378 ], "Z": [ 3397 ] } }, "u_int8_access.addr_reg_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3398 ], "C": [ 3399 ], "D": [ 3378 ], "Z": [ 3400 ] } }, "u_int8_access.addr_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 220 ], "LSR": [ 3 ], "Q": [ 3378 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 190 ], "LSR": [ 3 ], "Q": [ 3401 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 192 ], "LSR": [ 3 ], "Q": [ 3402 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 194 ], "LSR": [ 3 ], "Q": [ 3403 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 196 ], "LSR": [ 3 ], "Q": [ 3404 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 198 ], "LSR": [ 3 ], "Q": [ 3405 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 200 ], "LSR": [ 3 ], "Q": [ 3406 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 202 ], "LSR": [ 3 ], "Q": [ 3407 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 204 ], "LSR": [ 3 ], "Q": [ 3408 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 206 ], "LSR": [ 3 ], "Q": [ 3409 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 208 ], "LSR": [ 3 ], "Q": [ 3410 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 210 ], "LSR": [ 3 ], "Q": [ 3411 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 212 ], "LSR": [ 3 ], "Q": [ 3412 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 214 ], "LSR": [ 3 ], "Q": [ 3413 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 216 ], "LSR": [ 3 ], "Q": [ 3414 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 218 ], "LSR": [ 3 ], "Q": [ 3415 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 222 ], "LSR": [ 3 ], "Q": [ 3416 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 224 ], "LSR": [ 3 ], "Q": [ 3417 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 226 ], "LSR": [ 3 ], "Q": [ 3418 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 228 ], "LSR": [ 3 ], "Q": [ 3419 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 230 ], "LSR": [ 3 ], "Q": [ 3420 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 232 ], "LSR": [ 3 ], "Q": [ 3421 ] } }, "u_int8_access.mem_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 234 ], "LSR": [ 3 ], "Q": [ 3422 ] } }, "u_int8_access.mem_lb_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3423 ], "CLK": [ 2 ], "DI": [ 3424 ], "LSR": [ 3 ], "Q": [ 3425 ] } }, "u_int8_access.mem_lb_n_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 220 ], "D": [ 235 ], "Z": [ 3424 ] } }, "u_int8_access.mem_req_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3426 ], "D": [ 3427 ], "Z": [ 3428 ] } }, "u_int8_access.mem_req_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3429 ], "BLUT": [ 3430 ], "C0": [ 3427 ], "Z": [ 3431 ] } }, "u_int8_access.mem_req_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 3432 ], "D": [ 3433 ], "Z": [ 3429 ] } }, "u_int8_access.mem_req_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3432 ], "C": [ 3426 ], "D": [ 3433 ], "Z": [ 3430 ] } }, "u_int8_access.mem_req_PFUMX_C0_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010100000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3432 ], "C": [ 3433 ], "D": [ 3428 ], "Z": [ 3434 ] } }, "u_int8_access.mem_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 236 ], "LSR": [ 3435 ], "Q": [ 3427 ] } }, "u_int8_access.mem_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 235 ], "Z": [ 3435 ] } }, "u_int8_access.mem_ub_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3423 ], "CLK": [ 2 ], "DI": [ 3436 ], "LSR": [ 3 ], "Q": [ 3437 ] } }, "u_int8_access.mem_ub_n_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3438 ], "C": [ 235 ], "D": [ 236 ], "Z": [ 3423 ] } }, "u_int8_access.mem_ub_n_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 220 ], "D": [ 235 ], "Z": [ 3436 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 261 ], "LSR": [ 3 ], "Q": [ 3439 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 259 ], "LSR": [ 3 ], "Q": [ 3440 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 246 ], "LSR": [ 3 ], "Q": [ 3441 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 252 ], "LSR": [ 3 ], "Q": [ 3442 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 258 ], "LSR": [ 3 ], "Q": [ 3443 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 251 ], "LSR": [ 3 ], "Q": [ 3444 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 241 ], "LSR": [ 3 ], "Q": [ 3445 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 249 ], "LSR": [ 3 ], "Q": [ 3446 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 245 ], "LSR": [ 3 ], "Q": [ 3447 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 239 ], "LSR": [ 3 ], "Q": [ 3448 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 257 ], "LSR": [ 3 ], "Q": [ 3449 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 260 ], "LSR": [ 3 ], "Q": [ 3450 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 247 ], "LSR": [ 3 ], "Q": [ 3451 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 253 ], "LSR": [ 3 ], "Q": [ 3452 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 243 ], "LSR": [ 3 ], "Q": [ 3453 ] } }, "u_int8_access.mem_wdata_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 255 ], "LSR": [ 3 ], "Q": [ 3454 ] } }, "u_int8_access.mem_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 237 ], "CLK": [ 2 ], "DI": [ 271 ], "LSR": [ 3 ], "Q": [ 3455 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3382 ], "LSR": [ 3 ], "Q": [ 130 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3388 ], "LSR": [ 3 ], "Q": [ 132 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3391 ], "LSR": [ 3 ], "Q": [ 134 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3385 ], "LSR": [ 3 ], "Q": [ 136 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3397 ], "LSR": [ 3 ], "Q": [ 138 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3400 ], "LSR": [ 3 ], "Q": [ 140 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3379 ], "LSR": [ 3 ], "Q": [ 142 ] } }, "u_int8_access.rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3456 ], "CLK": [ 2 ], "DI": [ 3394 ], "LSR": [ 3 ], "Q": [ 144 ] } }, "u_int8_access.ready_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 273 ], "D": [ 149 ], "Z": [ 129 ] } }, "u_int8_access.ready_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 274 ], "D": [ 149 ], "Z": [ 178 ] } }, "u_int8_access.ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3457 ], "LSR": [ 3458 ], "Q": [ 149 ] } }, "u_int8_access.ready_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 3438 ], "Z": [ 3458 ] } }, "u_int8_access.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3459 ], "LSR": [ "0" ], "Q": [ 235 ] } }, "u_int8_access.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3460 ], "LSR": [ "0" ], "Q": [ 3438 ] } }, "u_layer_sequencer": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:200.7-220.6", "module": "$paramod$347a1e2deb450f9b255363ccc18466ca222ac3a3\\layer_sequencer", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "layer_sequencer", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:47.1-345.10" }, "port_directions": { }, "connections": { } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3461 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3462 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3461 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3463 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3466 ], "Z": [ 3461 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3466 ], "Z": [ 3467 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3466 ], "Z": [ 3468 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3466 ], "Z": [ 3469 ] } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3472 ], "D": [ 187 ], "Z": [ 3466 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3474 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3475 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 3476 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 3477 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 3478 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 3479 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3480 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 3481 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 3482 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 3483 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 3484 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 3485 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 3486 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 3487 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3488 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3467 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3489 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 3490 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 3491 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 3492 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 3493 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3469 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 3494 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3495 ] } }, "u_layer_sequencer.bias_addr_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3473 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 3496 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3497 ], "A1": [ "0" ], "B0": [ 3498 ], "B1": [ 3499 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3500 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3501 ], "S1": [ 3502 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1852 ], "C": [ 3503 ], "D": [ 3504 ], "Z": [ 3498 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1853 ], "C": [ 3505 ], "D": [ 3504 ], "Z": [ 3499 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3506 ], "B1": [ 3507 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3500 ], "COUT": [ 3508 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3509 ], "S1": [ 3510 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3511 ], "C": [ 1847 ], "D": [ 3504 ], "Z": [ 3506 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3512 ], "C": [ 1848 ], "D": [ 3504 ], "Z": [ 3507 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3513 ], "B1": [ 3514 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3508 ], "COUT": [ 3515 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3516 ], "S1": [ 3517 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3518 ], "C": [ 1842 ], "D": [ 3504 ], "Z": [ 3513 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1843 ], "C": [ 3519 ], "D": [ 3504 ], "Z": [ 3514 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3520 ], "B1": [ 3521 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3515 ], "COUT": [ 3522 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3523 ], "S1": [ 3524 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1837 ], "C": [ 3525 ], "D": [ 3504 ], "Z": [ 3520 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3526 ], "C": [ 1838 ], "D": [ 3504 ], "Z": [ 3521 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3527 ], "B1": [ 3528 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3522 ], "COUT": [ 3529 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3530 ], "S1": [ 3531 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3532 ], "C": [ 1832 ], "D": [ 3504 ], "Z": [ 3527 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3533 ], "C": [ 1833 ], "D": [ 3504 ], "Z": [ 3528 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3534 ], "B1": [ 3535 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3529 ], "COUT": [ 3536 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3537 ], "S1": [ 3538 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1827 ], "C": [ 3539 ], "D": [ 3504 ], "Z": [ 3534 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1828 ], "C": [ 3540 ], "D": [ 3504 ], "Z": [ 3535 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3541 ], "B1": [ 3542 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3536 ], "COUT": [ 3543 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3544 ], "S1": [ 3545 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1822 ], "C": [ 3546 ], "D": [ 3504 ], "Z": [ 3541 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1823 ], "C": [ 3547 ], "D": [ 3504 ], "Z": [ 3542 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3548 ], "B1": [ 3549 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3543 ], "COUT": [ 3550 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3551 ], "S1": [ 3552 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1816 ], "C": [ 3553 ], "D": [ 3504 ], "Z": [ 3548 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1817 ], "C": [ 3554 ], "D": [ 3504 ], "Z": [ 3549 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3555 ], "B1": [ 3556 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3550 ], "COUT": [ 3557 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3558 ], "S1": [ 3559 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1877 ], "C": [ 3560 ], "D": [ 3504 ], "Z": [ 3555 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1878 ], "C": [ 3561 ], "D": [ 3504 ], "Z": [ 3556 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3562 ], "B1": [ 3563 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3557 ], "COUT": [ 3564 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3565 ], "S1": [ 3566 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1882 ], "C": [ 3567 ], "D": [ 3504 ], "Z": [ 3562 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1883 ], "C": [ 3568 ], "D": [ 3504 ], "Z": [ 3563 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3569 ], "B1": [ 3570 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3564 ], "COUT": [ 3571 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3572 ], "S1": [ 3573 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1887 ], "C": [ 3574 ], "D": [ 3504 ], "Z": [ 3569 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3575 ], "C": [ 1888 ], "D": [ 3504 ], "Z": [ 3570 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3576 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3571 ], "COUT": [ 3577 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3578 ], "S1": [ 3579 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1892 ], "C": [ 3580 ], "D": [ 3504 ], "Z": [ 3576 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3581 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3582 ], "COUT": [ 3583 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3584 ], "S1": [ 3585 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3586 ], "B1": [ 3587 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3588 ], "COUT": [ 3582 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3589 ], "S1": [ 3590 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3591 ], "B1": [ 3592 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3593 ], "COUT": [ 3588 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3594 ], "S1": [ 3595 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3596 ], "B1": [ 3597 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3598 ], "COUT": [ 3593 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3599 ], "S1": [ 3600 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3601 ], "B1": [ 3602 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3603 ], "COUT": [ 3598 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3604 ], "S1": [ 3605 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3606 ], "B1": [ 3607 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3608 ], "COUT": [ 3603 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3609 ], "S1": [ 3610 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3611 ], "B1": [ 3612 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3613 ], "COUT": [ 3608 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3614 ], "S1": [ 3615 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3616 ], "B1": [ 3617 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3618 ], "COUT": [ 3613 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3619 ], "S1": [ 3620 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3621 ], "B1": [ 3622 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3623 ], "COUT": [ 3618 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3624 ], "S1": [ 3625 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3626 ], "B1": [ 3627 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3628 ], "COUT": [ 3623 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3629 ], "S1": [ 3630 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3471 ], "A1": [ 3470 ], "B0": [ 3631 ], "B1": [ 3632 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3633 ], "COUT": [ 3628 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3634 ], "S1": [ 3635 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3465 ], "A1": [ 3464 ], "B0": [ 3636 ], "B1": [ 3637 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3633 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3638 ], "S1": [ 3639 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3639 ], "D": [ 3502 ], "Z": [ 3641 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3614 ], "D": [ 3537 ], "Z": [ 3642 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3624 ], "D": [ 3523 ], "Z": [ 3643 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3609 ], "D": [ 3544 ], "Z": [ 3644 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3635 ], "D": [ 3510 ], "Z": [ 3645 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3584 ], "D": [ 3578 ], "Z": [ 3646 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3610 ], "D": [ 3545 ], "Z": [ 3647 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3594 ], "D": [ 3565 ], "Z": [ 3648 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3625 ], "D": [ 3524 ], "Z": [ 3649 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3604 ], "D": [ 3551 ], "Z": [ 3650 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3638 ], "D": [ 3501 ], "Z": [ 3651 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3605 ], "D": [ 3552 ], "Z": [ 3652 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3599 ], "D": [ 3558 ], "Z": [ 3653 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3595 ], "D": [ 3566 ], "Z": [ 3654 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3630 ], "D": [ 3517 ], "Z": [ 3655 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3600 ], "D": [ 3559 ], "Z": [ 3656 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3634 ], "D": [ 3509 ], "Z": [ 3657 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3615 ], "D": [ 3538 ], "Z": [ 3658 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3629 ], "D": [ 3516 ], "Z": [ 3659 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3589 ], "D": [ 3572 ], "Z": [ 3660 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3619 ], "D": [ 3530 ], "Z": [ 3661 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3590 ], "D": [ 3573 ], "Z": [ 3662 ] } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3640 ], "C": [ 3620 ], "D": [ 3531 ], "Z": [ 3663 ] } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3664 ], "CLK": [ 2 ], "DI": [ 3665 ], "LSR": [ 3 ], "Q": [ 3497 ] } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3666 ], "BLUT": [ 3667 ], "C0": [ 3668 ], "Z": [ 3664 ] } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 3666 ] } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110010000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 3670 ], "C": [ 187 ], "D": [ 3671 ], "Z": [ 3667 ] } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3497 ], "Z": [ 3665 ] } }, "u_layer_sequencer.cur_sel_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3526 ], "C": [ 1838 ], "D": [ 3672 ], "Z": [ 3673 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3674 ], "BLUT": [ 3673 ], "C0": [ 3675 ], "Z": [ 3676 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2030 ], "Z": [ 3674 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3677 ], "BLUT": [ 3678 ], "C0": [ 3679 ], "Z": [ 3675 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3680 ], "B": [ 3681 ], "C": [ 3682 ], "D": [ 3683 ], "Z": [ 3677 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 3678 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3684 ], "B": [ 3685 ], "C": [ 3686 ], "D": [ 3687 ], "Z": [ 3679 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3688 ], "BLUT": [ 3689 ], "C0": [ 3675 ], "Z": [ 3690 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3691 ], "BLUT": [ 3692 ], "C0": [ 3675 ], "Z": [ 3693 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3694 ], "BLUT": [ 3695 ], "C0": [ 3675 ], "Z": [ 3696 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2029 ], "Z": [ 3694 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1837 ], "C": [ 3525 ], "D": [ 3672 ], "Z": [ 3695 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3697 ], "BLUT": [ 3698 ], "C0": [ 3675 ], "Z": [ 3699 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2046 ], "Z": [ 3697 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1887 ], "C": [ 3574 ], "D": [ 3672 ], "Z": [ 3698 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3700 ], "BLUT": [ 3701 ], "C0": [ 3675 ], "Z": [ 3702 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2039 ], "Z": [ 3700 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1853 ], "C": [ 3505 ], "D": [ 3672 ], "Z": [ 3701 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3703 ], "BLUT": [ 3704 ], "C0": [ 3675 ], "Z": [ 3705 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2017 ], "Z": [ 3703 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1817 ], "C": [ 3554 ], "D": [ 3672 ], "Z": [ 3704 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3706 ], "BLUT": [ 3707 ], "C0": [ 3675 ], "Z": [ 3708 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2040 ], "Z": [ 3706 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1877 ], "C": [ 3560 ], "D": [ 3672 ], "Z": [ 3707 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3709 ], "BLUT": [ 3710 ], "C0": [ 3675 ], "Z": [ 3711 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2047 ], "Z": [ 3709 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3575 ], "C": [ 1888 ], "D": [ 3672 ], "Z": [ 3710 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3712 ], "BLUT": [ 3713 ], "C0": [ 3675 ], "Z": [ 3714 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2027 ], "Z": [ 3712 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3533 ], "C": [ 1833 ], "D": [ 3672 ], "Z": [ 3713 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3715 ], "BLUT": [ 3716 ], "C0": [ 3675 ], "Z": [ 3717 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2036 ], "Z": [ 3715 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3512 ], "C": [ 1848 ], "D": [ 3672 ], "Z": [ 3716 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3718 ], "BLUT": [ 3719 ], "C0": [ 3675 ], "Z": [ 3720 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2020 ], "Z": [ 3718 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1822 ], "C": [ 3546 ], "D": [ 3672 ], "Z": [ 3719 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3721 ], "BLUT": [ 3722 ], "C0": [ 3675 ], "Z": [ 3723 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2049 ], "Z": [ 3721 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1892 ], "C": [ 3580 ], "D": [ 3672 ], "Z": [ 3722 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2016 ], "Z": [ 3691 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1816 ], "C": [ 3553 ], "D": [ 3672 ], "Z": [ 3692 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3724 ], "BLUT": [ 3725 ], "C0": [ 3675 ], "Z": [ 3726 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3727 ], "BLUT": [ 3728 ], "C0": [ 3675 ], "Z": [ 3729 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2035 ], "Z": [ 3727 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3511 ], "C": [ 1847 ], "D": [ 3672 ], "Z": [ 3728 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3730 ], "BLUT": [ 3731 ], "C0": [ 3675 ], "Z": [ 3732 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2041 ], "Z": [ 3730 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1878 ], "C": [ 3561 ], "D": [ 3672 ], "Z": [ 3731 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2043 ], "Z": [ 3724 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1882 ], "C": [ 3567 ], "D": [ 3672 ], "Z": [ 3725 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3733 ], "BLUT": [ 3734 ], "C0": [ 3675 ], "Z": [ 3735 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2023 ], "Z": [ 3733 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1827 ], "C": [ 3539 ], "D": [ 3672 ], "Z": [ 3734 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3736 ], "BLUT": [ 3737 ], "C0": [ 3675 ], "Z": [ 3738 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2033 ], "Z": [ 3736 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1843 ], "C": [ 3519 ], "D": [ 3672 ], "Z": [ 3737 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3739 ], "BLUT": [ 3740 ], "C0": [ 3675 ], "Z": [ 3741 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2026 ], "Z": [ 3739 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3532 ], "C": [ 1832 ], "D": [ 3672 ], "Z": [ 3740 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3742 ], "BLUT": [ 3743 ], "C0": [ 3675 ], "Z": [ 3744 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2038 ], "Z": [ 3742 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1852 ], "C": [ 3503 ], "D": [ 3672 ], "Z": [ 3743 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3745 ], "BLUT": [ 3746 ], "C0": [ 3675 ], "Z": [ 3747 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2044 ], "Z": [ 3745 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1883 ], "C": [ 3568 ], "D": [ 3672 ], "Z": [ 3746 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3748 ], "BLUT": [ 3749 ], "C0": [ 3675 ], "Z": [ 3750 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2024 ], "Z": [ 3748 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1828 ], "C": [ 3540 ], "D": [ 3672 ], "Z": [ 3749 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3751 ], "BLUT": [ 3752 ], "C0": [ 3675 ], "Z": [ 3753 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2032 ], "Z": [ 3751 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3518 ], "C": [ 1842 ], "D": [ 3672 ], "Z": [ 3752 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 2021 ], "Z": [ 3688 ] } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1823 ], "C": [ 3547 ], "D": [ 3672 ], "Z": [ 3689 ] } }, "u_layer_sequencer.cur_sel_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3754 ], "CLK": [ 2 ], "DI": [ 3504 ], "LSR": [ 3 ], "Q": [ 3672 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3755 ], "CLK": [ 2 ], "DI": [ 3756 ], "LSR": [ 3 ], "Q": [ 3465 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3755 ], "CLK": [ 2 ], "DI": [ 3757 ], "LSR": [ 3 ], "Q": [ 3464 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3755 ], "CLK": [ 2 ], "DI": [ 3758 ], "LSR": [ 3 ], "Q": [ 3471 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3755 ], "CLK": [ 2 ], "DI": [ 3759 ], "LSR": [ 3 ], "Q": [ 3470 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3760 ], "C": [ 3761 ], "D": [ 3762 ], "Z": [ 3755 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 3763 ], "C": [ 3761 ], "D": [ 3762 ], "Z": [ 3764 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 187 ], "D": [ 3765 ], "Z": [ 3762 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 3472 ], "C": [ 187 ], "D": [ 3763 ], "Z": [ 3760 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3766 ], "Z": [ 3757 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3465 ], "D": [ 3766 ], "Z": [ 3756 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3471 ], "B": [ 3472 ], "C": [ 3464 ], "D": [ 3465 ], "Z": [ 3758 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3767 ], "BLUT": [ 3768 ], "C0": [ 3465 ], "Z": [ 3759 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3472 ], "D": [ 3464 ], "Z": [ 3767 ] } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3472 ], "D": [ 3464 ], "Z": [ 3768 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3769 ], "LSR": [ 3 ], "Q": [ 3636 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3770 ], "LSR": [ 3 ], "Q": [ 3637 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3771 ], "LSR": [ 3 ], "Q": [ 3611 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3772 ], "LSR": [ 3 ], "Q": [ 3612 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3773 ], "LSR": [ 3 ], "Q": [ 3606 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3774 ], "LSR": [ 3 ], "Q": [ 3607 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3775 ], "LSR": [ 3 ], "Q": [ 3601 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3776 ], "LSR": [ 3 ], "Q": [ 3602 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3777 ], "LSR": [ 3 ], "Q": [ 3596 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3778 ], "LSR": [ 3 ], "Q": [ 3597 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3779 ], "LSR": [ 3 ], "Q": [ 3591 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3780 ], "LSR": [ 3 ], "Q": [ 3592 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3781 ], "LSR": [ 3 ], "Q": [ 3631 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3782 ], "LSR": [ 3 ], "Q": [ 3586 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3783 ], "LSR": [ 3 ], "Q": [ 3587 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3784 ], "LSR": [ 3 ], "Q": [ 3581 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3785 ], "LSR": [ 3 ], "Q": [ 3632 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3786 ], "LSR": [ 3 ], "Q": [ 3626 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3787 ], "LSR": [ 3 ], "Q": [ 3627 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3788 ], "LSR": [ 3 ], "Q": [ 3621 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3789 ], "LSR": [ 3 ], "Q": [ 3622 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3790 ], "LSR": [ 3 ], "Q": [ 3616 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3791 ], "LSR": [ 3 ], "Q": [ 3617 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1248 ], "C": [ 3669 ], "D": [ 3792 ], "Z": [ 3779 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1286 ], "C": [ 3669 ], "D": [ 3793 ], "Z": [ 3790 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1291 ], "C": [ 3669 ], "D": [ 3794 ], "Z": [ 3780 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1250 ], "C": [ 3669 ], "D": [ 3795 ], "Z": [ 3782 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1252 ], "C": [ 3669 ], "D": [ 3796 ], "Z": [ 3783 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3586 ], "B1": [ 3587 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3797 ], "COUT": [ 3798 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3795 ], "S1": [ 3796 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 1269 ], "D": [ 3636 ], "Z": [ 3769 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1260 ], "C": [ 3669 ], "D": [ 3799 ], "Z": [ 3789 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3621 ], "B1": [ 3622 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3800 ], "COUT": [ 3801 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3802 ], "S1": [ 3799 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1281 ], "C": [ 3669 ], "D": [ 3803 ], "Z": [ 3777 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 1265 ], "D": [ 3804 ], "Z": [ 3770 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 3636 ], "B1": [ 3637 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3805 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3806 ], "S1": [ 3804 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1277 ], "C": [ 3669 ], "D": [ 3807 ], "Z": [ 3791 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3616 ], "B1": [ 3617 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3801 ], "COUT": [ 3808 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3793 ], "S1": [ 3807 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1288 ], "C": [ 3669 ], "D": [ 3809 ], "Z": [ 3773 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1256 ], "C": [ 3669 ], "D": [ 3810 ], "Z": [ 3784 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3581 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3798 ], "COUT": [ 3811 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3810 ], "S1": [ 3812 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1234 ], "C": [ 3669 ], "D": [ 3813 ], "Z": [ 3771 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1284 ], "C": [ 3669 ], "D": [ 3814 ], "Z": [ 3785 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "1" ], "B0": [ 3631 ], "B1": [ 3632 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3805 ], "COUT": [ 3815 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3816 ], "S1": [ 3814 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1287 ], "C": [ 3669 ], "D": [ 3817 ], "Z": [ 3786 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1274 ], "C": [ 3669 ], "D": [ 3818 ], "Z": [ 3787 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_22_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3626 ], "B1": [ 3627 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3815 ], "COUT": [ 3800 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3817 ], "S1": [ 3818 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1289 ], "C": [ 3669 ], "D": [ 3819 ], "Z": [ 3772 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3611 ], "B1": [ 3612 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3808 ], "COUT": [ 3820 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3813 ], "S1": [ 3819 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1272 ], "C": [ 3669 ], "D": [ 3821 ], "Z": [ 3774 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3606 ], "B1": [ 3607 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3820 ], "COUT": [ 3822 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3809 ], "S1": [ 3821 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1238 ], "C": [ 3669 ], "D": [ 3823 ], "Z": [ 3775 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1285 ], "C": [ 3669 ], "D": [ 3802 ], "Z": [ 3788 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1240 ], "C": [ 3669 ], "D": [ 3824 ], "Z": [ 3776 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3601 ], "B1": [ 3602 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3822 ], "COUT": [ 3825 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3823 ], "S1": [ 3824 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1244 ], "C": [ 3669 ], "D": [ 3826 ], "Z": [ 3778 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3596 ], "B1": [ 3597 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3825 ], "COUT": [ 3827 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3803 ], "S1": [ 3826 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 1236 ], "D": [ 3816 ], "Z": [ 3781 ] } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3591 ], "B1": [ 3592 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3827 ], "COUT": [ 3797 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3792 ], "S1": [ 3794 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3828 ], "LSR": [ 3 ], "Q": [ 3686 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3829 ], "LSR": [ 3 ], "Q": [ 3685 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3830 ], "LSR": [ 3 ], "Q": [ 3684 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3831 ], "LSR": [ 3 ], "Q": [ 3683 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3832 ], "LSR": [ 3 ], "Q": [ 3682 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3833 ], "LSR": [ 3 ], "Q": [ 3681 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3834 ], "LSR": [ 3 ], "Q": [ 3687 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 3835 ], "LSR": [ 3 ], "Q": [ 3680 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3836 ], "Z": [ 3831 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3837 ], "Z": [ 3832 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3683 ], "B1": [ 3682 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3838 ], "COUT": [ 3839 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3836 ], "S1": [ 3837 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3840 ], "Z": [ 3835 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3681 ], "B1": [ 3680 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3839 ], "COUT": [ 3841 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3842 ], "S1": [ 3840 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3687 ], "Z": [ 3834 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3843 ], "Z": [ 3828 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 3687 ], "B1": [ 3686 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3844 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3845 ], "S1": [ 3843 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3846 ], "Z": [ 3830 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3685 ], "B1": [ 3684 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3844 ], "COUT": [ 3838 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3847 ], "S1": [ 3846 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3847 ], "Z": [ 3829 ] } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3842 ], "Z": [ 3833 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3849 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3850 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 3851 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 3852 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 3853 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 3854 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 3855 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 3856 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 3857 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 3858 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 3859 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 3860 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 3861 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3848 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 3862 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 3863 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3468 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 3864 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 3865 ], "Z": [ 3848 ] } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3472 ], "D": [ 187 ], "Z": [ 3865 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 187 ], "C": [ 3497 ], "D": [ 128 ], "Z": [ 3866 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 3497 ], "D": [ 128 ], "Z": [ 3668 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010101000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3670 ], "C": [ 3671 ], "D": [ 3866 ], "Z": [ 3867 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3640 ], "C": [ 3669 ], "D": [ 187 ], "Z": [ 3868 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3869 ], "C": [ 3472 ], "D": [ 187 ], "Z": [ 3870 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 127 ], "C": [ 3670 ], "D": [ 3671 ], "Z": [ 3871 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3872 ], "BLUT": [ 3873 ], "C0": [ 3765 ], "Z": [ 3874 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3875 ], "BLUT": [ 3876 ], "C0": [ 3754 ], "Z": [ 3877 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 3 ], "Z": [ 3875 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010101000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 187 ], "C": [ 3766 ], "D": [ 3878 ], "Z": [ 3876 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 187 ], "C": [ 3668 ], "D": [ 3879 ], "Z": [ 3872 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 3497 ], "C": [ 128 ], "D": [ 3879 ], "Z": [ 3761 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3880 ], "B": [ 3881 ], "C": [ 3882 ], "D": [ 3883 ], "Z": [ 3765 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3681 ], "B": [ 3682 ], "C": [ 3884 ], "D": [ 3885 ], "Z": [ 3883 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111011010011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3886 ], "B": [ 3686 ], "C": [ 3687 ], "D": [ 3887 ], "Z": [ 3880 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3680 ], "B": [ 3685 ], "C": [ 3888 ], "D": [ 3889 ], "Z": [ 3881 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3683 ], "B": [ 3684 ], "C": [ 3890 ], "D": [ 3891 ], "Z": [ 3882 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3892 ], "A1": [ 3893 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3894 ], "COUT": [ 3895 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3885 ], "S1": [ 3889 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3896 ], "A1": [ 3897 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3898 ], "COUT": [ 3894 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3891 ], "S1": [ 3884 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3899 ], "A1": [ 3900 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3901 ], "COUT": [ 3898 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3888 ], "S1": [ 3890 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3887 ], "A1": [ 3886 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 3901 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3902 ], "S1": [ 3903 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3763 ], "C": [ 1313 ], "D": [ 1315 ], "Z": [ 3879 ] } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 3879 ], "Z": [ 3873 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3904 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 128 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3472 ], "C": [ 187 ], "D": [ 3905 ], "Z": [ 3904 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3472 ], "D": [ 3905 ], "Z": [ 3766 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 187 ], "C": [ 3668 ], "D": [ 3765 ], "Z": [ 3754 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3763 ], "C": [ 1313 ], "D": [ 1315 ], "Z": [ 3878 ] } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3464 ], "D": [ 3465 ], "Z": [ 3905 ] } }, "u_layer_sequencer.nm_activation_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3906 ], "B": [ 3907 ], "C": [ 3908 ], "D": [ 53 ], "Z": [ 3909 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 3910 ], "BLUT": [ 3909 ], "C0": [ 3911 ], "Z": [ 3912 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3906 ], "C": [ 3908 ], "D": [ 53 ], "Z": [ 3910 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3913 ], "A1": [ 3914 ], "B0": [ 3915 ], "B1": [ 3916 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3917 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3918 ], "S1": [ 3919 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3915 ], "A1": [ 3920 ], "B0": [ "0" ], "B1": [ 3921 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3922 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3923 ], "S1": [ 3916 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3924 ], "B": [ 3925 ], "C": [ 3926 ], "D": [ 3927 ], "Z": [ 3920 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3928 ], "D": [ 3929 ], "Z": [ 3921 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3930 ], "A1": [ 3931 ], "B0": [ 3932 ], "B1": [ 3933 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3934 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3928 ], "S1": [ 3925 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3935 ], "A1": [ 3936 ], "B0": [ 3937 ], "B1": [ 3938 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3934 ], "COUT": [ 3939 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3940 ], "S1": [ 3941 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3942 ], "A1": [ 3943 ], "B0": [ 3944 ], "B1": [ 3945 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3939 ], "COUT": [ 3946 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3947 ], "S1": [ 3948 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3949 ], "A1": [ 3950 ], "B0": [ 3951 ], "B1": [ 3952 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3946 ], "COUT": [ 3953 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3954 ], "S1": [ 3955 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3956 ], "A1": [ 3957 ], "B0": [ 3958 ], "B1": [ 3959 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3953 ], "COUT": [ 3960 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3961 ], "S1": [ 3962 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3963 ], "A1": [ 3964 ], "B0": [ 3965 ], "B1": [ 3966 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3960 ], "COUT": [ 3967 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3968 ], "S1": [ 3969 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3970 ], "A1": [ 3971 ], "B0": [ 3972 ], "B1": [ 3973 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3967 ], "COUT": [ 3974 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3975 ], "S1": [ 3976 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3977 ], "A1": [ 3978 ], "B0": [ 3979 ], "B1": [ 3980 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3974 ], "COUT": [ 3981 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3982 ], "S1": [ 3983 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3978 ], "A1": [ "0" ], "B0": [ 3980 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3981 ], "COUT": [ 3984 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3985 ], "S1": [ 3986 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 3987 ], "A1": [ "0" ], "B0": [ 3988 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3989 ], "COUT": [ 3990 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3991 ], "S1": [ 3992 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3993 ], "B": [ 3994 ], "C": [ 3995 ], "D": [ 3996 ], "Z": [ 3997 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3998 ], "C": [ 3999 ], "D": [ 3993 ], "Z": [ 4000 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4001 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4004 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4005 ], "C": [ 4006 ], "D": [ 4007 ], "Z": [ 4008 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4009 ], "C": [ 4010 ], "D": [ 4011 ], "Z": [ 4012 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4007 ], "B": [ 4013 ], "C": [ 4014 ], "D": [ 4015 ], "Z": [ 4016 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4017 ], "A1": [ 3987 ], "B0": [ 4018 ], "B1": [ 3988 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4019 ], "COUT": [ 3989 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4020 ], "S1": [ 3994 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4009 ], "C": [ 4010 ], "D": [ 4011 ], "Z": [ 3996 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3993 ], "D": [ 3995 ], "Z": [ 4021 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4022 ], "BLUT": [ 4023 ], "C0": [ 4008 ], "Z": [ 4024 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4009 ], "B": [ 4010 ], "C": [ 4011 ], "D": [ 4020 ], "Z": [ 4022 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4009 ], "B": [ 4010 ], "C": [ 4011 ], "D": [ 4020 ], "Z": [ 4023 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4025 ], "C": [ 4026 ], "D": [ 4027 ], "Z": [ 4028 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4029 ], "B": [ 4030 ], "C": [ 4031 ], "D": [ 4032 ], "Z": [ 4033 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4034 ], "C": [ 4035 ], "D": [ 4029 ], "Z": [ 4036 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4037 ], "A1": [ 4038 ], "B0": [ 4039 ], "B1": [ 4040 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4041 ], "COUT": [ 4019 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4042 ], "S1": [ 4013 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4007 ], "D": [ 4014 ], "Z": [ 4043 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4025 ], "C": [ 4026 ], "D": [ 4027 ], "Z": [ 4015 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4044 ], "BLUT": [ 4045 ], "C0": [ 4036 ], "Z": [ 4046 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4025 ], "B": [ 4026 ], "C": [ 4027 ], "D": [ 4042 ], "Z": [ 4044 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4025 ], "B": [ 4026 ], "C": [ 4027 ], "D": [ 4042 ], "Z": [ 4045 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4047 ], "C": [ 4048 ], "D": [ 4049 ], "Z": [ 4050 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4051 ], "C": [ 4052 ], "D": [ 4053 ], "Z": [ 4054 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4049 ], "B": [ 4055 ], "C": [ 4056 ], "D": [ 4057 ], "Z": [ 4058 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4059 ], "A1": [ 4060 ], "B0": [ 4061 ], "B1": [ 4062 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4063 ], "COUT": [ 4041 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4064 ], "S1": [ 4030 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4051 ], "C": [ 4052 ], "D": [ 4053 ], "Z": [ 4032 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4029 ], "D": [ 4031 ], "Z": [ 4065 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4066 ], "BLUT": [ 4067 ], "C0": [ 4050 ], "Z": [ 4068 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4051 ], "B": [ 4052 ], "C": [ 4053 ], "D": [ 4064 ], "Z": [ 4066 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4051 ], "B": [ 4052 ], "C": [ 4053 ], "D": [ 4064 ], "Z": [ 4067 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4069 ], "C": [ 4070 ], "D": [ 4071 ], "Z": [ 4072 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4073 ], "B": [ 4074 ], "C": [ 4075 ], "D": [ 4076 ], "Z": [ 4077 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4078 ], "C": [ 4079 ], "D": [ 4073 ], "Z": [ 4080 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4081 ], "A1": [ 4082 ], "B0": [ 4083 ], "B1": [ 4084 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4085 ], "COUT": [ 4063 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4086 ], "S1": [ 4055 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4049 ], "D": [ 4056 ], "Z": [ 4087 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4069 ], "C": [ 4070 ], "D": [ 4071 ], "Z": [ 4057 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4088 ], "BLUT": [ 4089 ], "C0": [ 4080 ], "Z": [ 4090 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4069 ], "B": [ 4070 ], "C": [ 4071 ], "D": [ 4086 ], "Z": [ 4088 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4069 ], "B": [ 4070 ], "C": [ 4071 ], "D": [ 4086 ], "Z": [ 4089 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4091 ], "C": [ 4092 ], "D": [ 4093 ], "Z": [ 4094 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4095 ], "B": [ 4096 ], "C": [ 4097 ], "D": [ 4098 ], "Z": [ 4099 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4100 ], "C": [ 4101 ], "D": [ 4095 ], "Z": [ 4102 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4103 ], "A1": [ 4104 ], "B0": [ 4105 ], "B1": [ 4106 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4107 ], "COUT": [ 4085 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4108 ], "S1": [ 4074 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4073 ], "D": [ 4075 ], "Z": [ 4109 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4091 ], "C": [ 4092 ], "D": [ 4093 ], "Z": [ 4076 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4110 ], "BLUT": [ 4111 ], "C0": [ 4102 ], "Z": [ 4112 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4091 ], "B": [ 4092 ], "C": [ 4093 ], "D": [ 4108 ], "Z": [ 4110 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4091 ], "B": [ 4092 ], "C": [ 4093 ], "D": [ 4108 ], "Z": [ 4111 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4113 ], "C": [ 4114 ], "D": [ 4115 ], "Z": [ 4116 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4117 ], "C": [ 4118 ], "D": [ 4119 ], "Z": [ 4120 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4121 ], "BLUT": [ 4122 ], "C0": [ 4123 ], "Z": [ 4124 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4117 ], "B": [ 4118 ], "C": [ 4119 ], "D": [ 4125 ], "Z": [ 4121 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4117 ], "B": [ 4118 ], "C": [ 4119 ], "D": [ 4125 ], "Z": [ 4122 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4126 ], "A1": [ 4127 ], "B0": [ 4128 ], "B1": [ 4129 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4130 ], "COUT": [ 4107 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4131 ], "S1": [ 4096 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4132 ], "A1": [ 4133 ], "B0": [ 4134 ], "B1": [ 4135 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4136 ], "COUT": [ 4130 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4137 ], "S1": [ 4125 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4138 ], "A1": [ 4139 ], "B0": [ 4140 ], "B1": [ 4141 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 4136 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4142 ], "S1": [ 3924 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4143 ], "A1": [ 4144 ], "B0": [ 4145 ], "B1": [ 4146 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 4147 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4148 ], "S1": [ 4149 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4150 ], "A1": [ 4151 ], "B0": [ 4152 ], "B1": [ 4153 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 4154 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4155 ], "S1": [ 4156 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4157 ], "C": [ 4148 ], "D": [ 4155 ], "Z": [ 4158 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4159 ], "C": [ 4149 ], "D": [ 4156 ], "Z": [ 4160 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4161 ], "A1": [ 4162 ], "B0": [ 4163 ], "B1": [ 4164 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4154 ], "COUT": [ 4165 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4166 ], "S1": [ 4119 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4167 ], "A1": [ 4168 ], "B0": [ 4169 ], "B1": [ 4170 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4147 ], "COUT": [ 4171 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4172 ], "S1": [ 4118 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4173 ], "A1": [ 4174 ], "B0": [ 4175 ], "B1": [ 4176 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4165 ], "COUT": [ 4177 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4115 ], "S1": [ 4095 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4178 ], "A1": [ 4179 ], "B0": [ 4180 ], "B1": [ 4181 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4177 ], "COUT": [ 4182 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4093 ], "S1": [ 4073 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4183 ], "A1": [ 4184 ], "B0": [ 4185 ], "B1": [ 4186 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4182 ], "COUT": [ 4187 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4071 ], "S1": [ 4049 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4188 ], "A1": [ 4189 ], "B0": [ 4190 ], "B1": [ 4191 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4187 ], "COUT": [ 4192 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4053 ], "S1": [ 4029 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4193 ], "A1": [ 4194 ], "B0": [ 4195 ], "B1": [ 4196 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4192 ], "COUT": [ 4197 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4027 ], "S1": [ 4007 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4198 ], "A1": [ 4199 ], "B0": [ 4200 ], "B1": [ 4201 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4197 ], "COUT": [ 4202 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4011 ], "S1": [ 3993 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4199 ], "A1": [ "0" ], "B0": [ 4201 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4202 ], "COUT": [ 4203 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4003 ], "S1": [ 4204 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4205 ], "A1": [ "0" ], "B0": [ 4206 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4207 ], "COUT": [ 4208 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4002 ], "S1": [ 4209 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4210 ], "A1": [ 4205 ], "B0": [ 4211 ], "B1": [ 4206 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4212 ], "COUT": [ 4207 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4010 ], "S1": [ 3999 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3998 ], "D": [ 3999 ], "Z": [ 3995 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4213 ], "A1": [ 4214 ], "B0": [ 4215 ], "B1": [ 4216 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4217 ], "COUT": [ 4212 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4026 ], "S1": [ 4006 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4005 ], "D": [ 4006 ], "Z": [ 4014 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4218 ], "A1": [ 4219 ], "B0": [ 4220 ], "B1": [ 4221 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4222 ], "COUT": [ 4217 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4052 ], "S1": [ 4035 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4034 ], "D": [ 4035 ], "Z": [ 4031 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4223 ], "A1": [ 4224 ], "B0": [ 4225 ], "B1": [ 4226 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4227 ], "COUT": [ 4222 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4070 ], "S1": [ 4048 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4047 ], "D": [ 4048 ], "Z": [ 4056 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4228 ], "A1": [ 4229 ], "B0": [ 4230 ], "B1": [ 4231 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4232 ], "COUT": [ 4227 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4092 ], "S1": [ 4079 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4078 ], "D": [ 4079 ], "Z": [ 4075 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4233 ], "A1": [ 4234 ], "B0": [ 4235 ], "B1": [ 4236 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4171 ], "COUT": [ 4232 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4114 ], "S1": [ 4101 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4100 ], "D": [ 4101 ], "Z": [ 4097 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4237 ], "C": [ 4172 ], "D": [ 4166 ], "Z": [ 4123 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4095 ], "D": [ 4097 ], "Z": [ 4238 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4113 ], "C": [ 4114 ], "D": [ 4115 ], "Z": [ 4098 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4239 ], "BLUT": [ 4240 ], "C0": [ 4120 ], "Z": [ 4241 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4113 ], "B": [ 4114 ], "C": [ 4115 ], "D": [ 4131 ], "Z": [ 4239 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4113 ], "B": [ 4114 ], "C": [ 4115 ], "D": [ 4131 ], "Z": [ 4240 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4237 ], "B": [ 4172 ], "C": [ 4166 ], "D": [ 4160 ], "Z": [ 4242 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4243 ], "BLUT": [ 4244 ], "C0": [ 4158 ], "Z": [ 4245 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4159 ], "B": [ 4149 ], "C": [ 4156 ], "D": [ 3924 ], "Z": [ 4243 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4159 ], "B": [ 4149 ], "C": [ 4156 ], "D": [ 3924 ], "Z": [ 4244 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4117 ], "B": [ 4118 ], "C": [ 4119 ], "D": [ 4123 ], "Z": [ 4246 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4247 ], "BLUT": [ 4248 ], "C0": [ 4160 ], "Z": [ 4249 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4237 ], "B": [ 4172 ], "C": [ 4166 ], "D": [ 4137 ], "Z": [ 4247 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4237 ], "B": [ 4172 ], "C": [ 4166 ], "D": [ 4137 ], "Z": [ 4248 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4159 ], "B": [ 4149 ], "C": [ 4156 ], "D": [ 4158 ], "Z": [ 3927 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4157 ], "B": [ 4148 ], "C": [ 4155 ], "D": [ 4142 ], "Z": [ 3926 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3928 ], "D": [ 3929 ], "Z": [ 3915 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000101001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4250 ], "B": [ 4251 ], "C": [ 4252 ], "D": [ 4253 ], "Z": [ 4254 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4157 ], "B": [ 4148 ], "C": [ 4155 ], "D": [ 4142 ], "Z": [ 3929 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4255 ], "A1": [ 4256 ], "B0": [ 4257 ], "B1": [ 4258 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3922 ], "COUT": [ 4259 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4260 ], "S1": [ 4261 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4137 ], "B": [ 3940 ], "C": [ 4245 ], "D": [ 4242 ], "Z": [ 4255 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4125 ], "B": [ 3941 ], "C": [ 4249 ], "D": [ 4246 ], "Z": [ 4256 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100011010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3924 ], "B": [ 3925 ], "C": [ 3926 ], "D": [ 3927 ], "Z": [ 4257 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100011010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4137 ], "B": [ 3940 ], "C": [ 4245 ], "D": [ 4242 ], "Z": [ 4258 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4262 ], "A1": [ 4263 ], "B0": [ 4264 ], "B1": [ 4265 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4259 ], "COUT": [ 4266 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4267 ], "S1": [ 4268 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4269 ], "BLUT": [ 4270 ], "C0": [ 4124 ], "Z": [ 4262 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4131 ], "B": [ 3947 ], "C": [ 4120 ], "D": [ 4116 ], "Z": [ 4269 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4131 ], "B": [ 3947 ], "C": [ 4120 ], "D": [ 4116 ], "Z": [ 4270 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4271 ], "BLUT": [ 4272 ], "C0": [ 4241 ], "Z": [ 4263 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4096 ], "B": [ 3948 ], "C": [ 4098 ], "D": [ 4238 ], "Z": [ 4271 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4096 ], "B": [ 3948 ], "C": [ 4098 ], "D": [ 4238 ], "Z": [ 4272 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100011010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4125 ], "B": [ 3941 ], "C": [ 4249 ], "D": [ 4246 ], "Z": [ 4264 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4273 ], "BLUT": [ 4274 ], "C0": [ 4124 ], "Z": [ 4265 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4131 ], "B": [ 3947 ], "C": [ 4120 ], "D": [ 4116 ], "Z": [ 4273 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4131 ], "B": [ 3947 ], "C": [ 4120 ], "D": [ 4116 ], "Z": [ 4274 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4275 ], "A1": [ 4276 ], "B0": [ 4277 ], "B1": [ 4278 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4266 ], "COUT": [ 4279 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4280 ], "S1": [ 4281 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4282 ], "BLUT": [ 4283 ], "C0": [ 4099 ], "Z": [ 4275 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4108 ], "B": [ 3954 ], "C": [ 4102 ], "D": [ 4094 ], "Z": [ 4282 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4108 ], "B": [ 3954 ], "C": [ 4102 ], "D": [ 4094 ], "Z": [ 4283 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4284 ], "BLUT": [ 4285 ], "C0": [ 4112 ], "Z": [ 4276 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4074 ], "B": [ 3955 ], "C": [ 4076 ], "D": [ 4109 ], "Z": [ 4284 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4074 ], "B": [ 3955 ], "C": [ 4076 ], "D": [ 4109 ], "Z": [ 4285 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4286 ], "BLUT": [ 4287 ], "C0": [ 4241 ], "Z": [ 4277 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4096 ], "B": [ 3948 ], "C": [ 4098 ], "D": [ 4238 ], "Z": [ 4286 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4096 ], "B": [ 3948 ], "C": [ 4098 ], "D": [ 4238 ], "Z": [ 4287 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4288 ], "BLUT": [ 4289 ], "C0": [ 4099 ], "Z": [ 4278 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4108 ], "B": [ 3954 ], "C": [ 4102 ], "D": [ 4094 ], "Z": [ 4288 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4108 ], "B": [ 3954 ], "C": [ 4102 ], "D": [ 4094 ], "Z": [ 4289 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4290 ], "A1": [ 4291 ], "B0": [ 4292 ], "B1": [ 4293 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4279 ], "COUT": [ 4294 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4295 ], "S1": [ 4296 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4297 ], "BLUT": [ 4298 ], "C0": [ 4077 ], "Z": [ 4290 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4086 ], "B": [ 3961 ], "C": [ 4080 ], "D": [ 4072 ], "Z": [ 4297 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4086 ], "B": [ 3961 ], "C": [ 4080 ], "D": [ 4072 ], "Z": [ 4298 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4299 ], "BLUT": [ 4300 ], "C0": [ 4090 ], "Z": [ 4291 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4055 ], "B": [ 3962 ], "C": [ 4057 ], "D": [ 4087 ], "Z": [ 4299 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4055 ], "B": [ 3962 ], "C": [ 4057 ], "D": [ 4087 ], "Z": [ 4300 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4301 ], "BLUT": [ 4302 ], "C0": [ 4112 ], "Z": [ 4292 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4074 ], "B": [ 3955 ], "C": [ 4076 ], "D": [ 4109 ], "Z": [ 4301 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4074 ], "B": [ 3955 ], "C": [ 4076 ], "D": [ 4109 ], "Z": [ 4302 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4303 ], "BLUT": [ 4304 ], "C0": [ 4077 ], "Z": [ 4293 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4086 ], "B": [ 3961 ], "C": [ 4080 ], "D": [ 4072 ], "Z": [ 4303 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4086 ], "B": [ 3961 ], "C": [ 4080 ], "D": [ 4072 ], "Z": [ 4304 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4305 ], "A1": [ 4306 ], "B0": [ 4307 ], "B1": [ 4308 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4294 ], "COUT": [ 4309 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4310 ], "S1": [ 4311 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4312 ], "BLUT": [ 4313 ], "C0": [ 4058 ], "Z": [ 4305 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4064 ], "B": [ 3968 ], "C": [ 4050 ], "D": [ 4054 ], "Z": [ 4312 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4064 ], "B": [ 3968 ], "C": [ 4050 ], "D": [ 4054 ], "Z": [ 4313 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4314 ], "BLUT": [ 4315 ], "C0": [ 4068 ], "Z": [ 4306 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4030 ], "B": [ 3969 ], "C": [ 4032 ], "D": [ 4065 ], "Z": [ 4314 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4030 ], "B": [ 3969 ], "C": [ 4032 ], "D": [ 4065 ], "Z": [ 4315 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4316 ], "BLUT": [ 4317 ], "C0": [ 4090 ], "Z": [ 4307 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4055 ], "B": [ 3962 ], "C": [ 4057 ], "D": [ 4087 ], "Z": [ 4316 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4055 ], "B": [ 3962 ], "C": [ 4057 ], "D": [ 4087 ], "Z": [ 4317 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4318 ], "BLUT": [ 4319 ], "C0": [ 4058 ], "Z": [ 4308 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4064 ], "B": [ 3968 ], "C": [ 4050 ], "D": [ 4054 ], "Z": [ 4318 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4064 ], "B": [ 3968 ], "C": [ 4050 ], "D": [ 4054 ], "Z": [ 4319 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4320 ], "A1": [ 4321 ], "B0": [ 4322 ], "B1": [ 4323 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4309 ], "COUT": [ 4324 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4325 ], "S1": [ 4326 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4327 ], "BLUT": [ 4328 ], "C0": [ 4033 ], "Z": [ 4320 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4042 ], "B": [ 3975 ], "C": [ 4036 ], "D": [ 4028 ], "Z": [ 4327 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4042 ], "B": [ 3975 ], "C": [ 4036 ], "D": [ 4028 ], "Z": [ 4328 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4329 ], "BLUT": [ 4330 ], "C0": [ 4046 ], "Z": [ 4321 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4013 ], "B": [ 3976 ], "C": [ 4015 ], "D": [ 4043 ], "Z": [ 4329 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4013 ], "B": [ 3976 ], "C": [ 4015 ], "D": [ 4043 ], "Z": [ 4330 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4331 ], "BLUT": [ 4332 ], "C0": [ 4068 ], "Z": [ 4322 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4030 ], "B": [ 3969 ], "C": [ 4032 ], "D": [ 4065 ], "Z": [ 4331 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4030 ], "B": [ 3969 ], "C": [ 4032 ], "D": [ 4065 ], "Z": [ 4332 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4333 ], "BLUT": [ 4334 ], "C0": [ 4033 ], "Z": [ 4323 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4042 ], "B": [ 3975 ], "C": [ 4036 ], "D": [ 4028 ], "Z": [ 4333 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4042 ], "B": [ 3975 ], "C": [ 4036 ], "D": [ 4028 ], "Z": [ 4334 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4335 ], "A1": [ 4336 ], "B0": [ 4337 ], "B1": [ 4338 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4324 ], "COUT": [ 4339 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4340 ], "S1": [ 4341 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4342 ], "BLUT": [ 4343 ], "C0": [ 4016 ], "Z": [ 4335 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4020 ], "B": [ 3982 ], "C": [ 4008 ], "D": [ 4012 ], "Z": [ 4342 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4020 ], "B": [ 3982 ], "C": [ 4008 ], "D": [ 4012 ], "Z": [ 4343 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4344 ], "BLUT": [ 4345 ], "C0": [ 4024 ], "Z": [ 4336 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3994 ], "B": [ 3983 ], "C": [ 3996 ], "D": [ 4021 ], "Z": [ 4344 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3994 ], "B": [ 3983 ], "C": [ 3996 ], "D": [ 4021 ], "Z": [ 4345 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4346 ], "BLUT": [ 4347 ], "C0": [ 4046 ], "Z": [ 4337 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4013 ], "B": [ 3976 ], "C": [ 4015 ], "D": [ 4043 ], "Z": [ 4346 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4013 ], "B": [ 3976 ], "C": [ 4015 ], "D": [ 4043 ], "Z": [ 4347 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4348 ], "BLUT": [ 4349 ], "C0": [ 4016 ], "Z": [ 4338 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4020 ], "B": [ 3982 ], "C": [ 4008 ], "D": [ 4012 ], "Z": [ 4348 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4020 ], "B": [ 3982 ], "C": [ 4008 ], "D": [ 4012 ], "Z": [ 4349 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4350 ], "A1": [ 4351 ], "B0": [ 4352 ], "B1": [ 4353 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4339 ], "COUT": [ 4354 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4355 ], "S1": [ 4356 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4357 ], "BLUT": [ 4358 ], "C0": [ 3997 ], "Z": [ 4350 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4004 ], "Z": [ 4357 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4004 ], "Z": [ 4358 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4359 ], "BLUT": [ 4360 ], "C0": [ 4004 ], "Z": [ 4351 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100011000111001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4361 ], "Z": [ 4359 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001110001100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4361 ], "Z": [ 4360 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4362 ], "B": [ 4001 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4361 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4363 ], "BLUT": [ 4364 ], "C0": [ 4024 ], "Z": [ 4352 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3994 ], "B": [ 3983 ], "C": [ 3996 ], "D": [ 4021 ], "Z": [ 4363 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3994 ], "B": [ 3983 ], "C": [ 3996 ], "D": [ 4021 ], "Z": [ 4364 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4365 ], "BLUT": [ 4366 ], "C0": [ 3997 ], "Z": [ 4353 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4004 ], "Z": [ 4365 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100100010000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4004 ], "Z": [ 4366 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4367 ], "A1": [ 4368 ], "B0": [ 4369 ], "B1": [ 4370 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4354 ], "COUT": [ 4371 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4372 ], "S1": [ 4373 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4374 ], "D": [ 4375 ], "Z": [ 4367 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4376 ], "D": [ 4377 ], "Z": [ 4368 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4378 ], "B": [ 4379 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4376 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4380 ], "BLUT": [ 4381 ], "C0": [ 3991 ], "Z": [ 4377 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4379 ], "B": [ 4362 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4380 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4379 ], "B": [ 4362 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4381 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4382 ], "BLUT": [ 4383 ], "C0": [ 4004 ], "Z": [ 4369 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010100011000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4361 ], "Z": [ 4382 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101011011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4000 ], "D": [ 4361 ], "Z": [ 4383 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4374 ], "D": [ 4375 ], "Z": [ 4370 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4379 ], "B": [ 4362 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4374 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4384 ], "BLUT": [ 4385 ], "C0": [ 3991 ], "Z": [ 4375 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4362 ], "B": [ 4001 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4384 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4362 ], "B": [ 4001 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4385 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4386 ], "A1": [ 4387 ], "B0": [ 4388 ], "B1": [ 4389 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4371 ], "COUT": [ 4390 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4391 ], "S1": [ 4392 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4393 ], "D": [ 4394 ], "Z": [ 4386 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4395 ], "B": [ 4378 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4393 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4396 ], "BLUT": [ 4397 ], "C0": [ 3991 ], "Z": [ 4394 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4378 ], "B": [ 4379 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4396 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4378 ], "B": [ 4379 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4397 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4398 ], "D": [ 4399 ], "Z": [ 4387 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4400 ], "B": [ 4395 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4398 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4401 ], "BLUT": [ 4402 ], "C0": [ 3991 ], "Z": [ 4399 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4395 ], "B": [ 4378 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4401 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4395 ], "B": [ 4378 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4402 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4376 ], "D": [ 4377 ], "Z": [ 4388 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4393 ], "D": [ 4394 ], "Z": [ 4389 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4403 ], "A1": [ 4404 ], "B0": [ 4405 ], "B1": [ 4406 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4390 ], "COUT": [ 4407 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4408 ], "S1": [ 4409 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4410 ], "D": [ 4411 ], "Z": [ 4403 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4412 ], "D": [ 4413 ], "Z": [ 4404 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4414 ], "B": [ 4415 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4412 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4416 ], "BLUT": [ 4417 ], "C0": [ 3991 ], "Z": [ 4413 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4415 ], "B": [ 4400 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4416 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4415 ], "B": [ 4400 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4417 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4398 ], "D": [ 4399 ], "Z": [ 4405 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4410 ], "D": [ 4411 ], "Z": [ 4406 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4415 ], "B": [ 4400 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4410 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4418 ], "BLUT": [ 4419 ], "C0": [ 3991 ], "Z": [ 4411 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4400 ], "B": [ 4395 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4418 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4400 ], "B": [ 4395 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4419 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4420 ], "A1": [ 4421 ], "B0": [ 4422 ], "B1": [ 4423 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4407 ], "COUT": [ 4424 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4425 ], "S1": [ 4426 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4427 ], "D": [ 4428 ], "Z": [ 4420 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4429 ], "B": [ 4414 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4427 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4430 ], "BLUT": [ 4431 ], "C0": [ 3991 ], "Z": [ 4428 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4414 ], "B": [ 4415 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4430 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4414 ], "B": [ 4415 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4431 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4432 ], "D": [ 4433 ], "Z": [ 4421 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4434 ], "B": [ 4429 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4432 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4435 ], "BLUT": [ 4436 ], "C0": [ 3991 ], "Z": [ 4433 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4429 ], "B": [ 4414 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4435 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4429 ], "B": [ 4414 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4436 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4412 ], "D": [ 4413 ], "Z": [ 4422 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4427 ], "D": [ 4428 ], "Z": [ 4423 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4437 ], "A1": [ 4438 ], "B0": [ 4439 ], "B1": [ 4440 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4424 ], "COUT": [ 4441 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4442 ], "S1": [ 4443 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4444 ], "D": [ 4445 ], "Z": [ 4437 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4446 ], "B": [ 4434 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4444 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4447 ], "BLUT": [ 4448 ], "C0": [ 3991 ], "Z": [ 4445 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4434 ], "B": [ 4429 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4447 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4434 ], "B": [ 4429 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4448 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4449 ], "D": [ 4450 ], "Z": [ 4438 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4451 ], "B": [ 4446 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4449 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4452 ], "BLUT": [ 4453 ], "C0": [ 3991 ], "Z": [ 4450 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4446 ], "B": [ 4434 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4452 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4446 ], "B": [ 4434 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4453 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4432 ], "D": [ 4433 ], "Z": [ 4439 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4444 ], "D": [ 4445 ], "Z": [ 4440 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4454 ], "A1": [ 4455 ], "B0": [ 4456 ], "B1": [ 4457 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4441 ], "COUT": [ 4458 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4459 ], "S1": [ 4460 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4461 ], "D": [ 4462 ], "Z": [ 4454 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4463 ], "B": [ 4451 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4461 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4464 ], "BLUT": [ 4465 ], "C0": [ 3991 ], "Z": [ 4462 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4451 ], "B": [ 4446 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4464 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4451 ], "B": [ 4446 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4465 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4466 ], "D": [ 4467 ], "Z": [ 4455 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4468 ], "B": [ 4463 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4466 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4469 ], "BLUT": [ 4470 ], "C0": [ 3991 ], "Z": [ 4467 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4463 ], "B": [ 4451 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4469 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4463 ], "B": [ 4451 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4470 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4449 ], "D": [ 4450 ], "Z": [ 4456 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4461 ], "D": [ 4462 ], "Z": [ 4457 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4471 ], "A1": [ 4472 ], "B0": [ 4473 ], "B1": [ 4474 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4458 ], "COUT": [ 4475 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4476 ], "S1": [ 4477 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4478 ], "D": [ 4479 ], "Z": [ 4471 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110010100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4480 ], "B": [ 3991 ], "C": [ 4478 ], "D": [ 4481 ], "Z": [ 4472 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4482 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4480 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110100110010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4483 ], "B": [ 3991 ], "C": [ 3985 ], "D": [ 4480 ], "Z": [ 4481 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4466 ], "D": [ 4467 ], "Z": [ 4473 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110110000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3991 ], "B": [ 3985 ], "C": [ 4478 ], "D": [ 4479 ], "Z": [ 4474 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010011001100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4482 ], "B": [ 4468 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4478 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4484 ], "BLUT": [ 4485 ], "C0": [ 3991 ], "Z": [ 4479 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4468 ], "B": [ 4463 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4484 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010010001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4468 ], "B": [ 4463 ], "C": [ 4002 ], "D": [ 4003 ], "Z": [ 4485 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111010110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4250 ], "B": [ 4251 ], "C": [ 4252 ], "D": [ 4253 ], "Z": [ 4486 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 3916 ], "D": [ 3919 ], "Z": [ 4487 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4295 ], "D": [ 4488 ], "Z": [ 4489 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 4261 ], "D": [ 4490 ], "Z": [ 4491 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4340 ], "D": [ 4492 ], "Z": [ 4493 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4341 ], "D": [ 4494 ], "Z": [ 4495 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 4260 ], "D": [ 4496 ], "Z": [ 4497 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4355 ], "D": [ 4498 ], "Z": [ 4499 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4373 ], "D": [ 4500 ], "Z": [ 4501 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4372 ], "D": [ 4502 ], "Z": [ 4503 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4391 ], "D": [ 4504 ], "Z": [ 4505 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4392 ], "D": [ 4506 ], "Z": [ 4507 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4408 ], "D": [ 4508 ], "Z": [ 4509 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4409 ], "D": [ 4510 ], "Z": [ 4511 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4296 ], "D": [ 4512 ], "Z": [ 4513 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4425 ], "D": [ 4514 ], "Z": [ 4515 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4426 ], "D": [ 4516 ], "Z": [ 4517 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4442 ], "D": [ 4518 ], "Z": [ 4519 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4443 ], "D": [ 4520 ], "Z": [ 4521 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4459 ], "D": [ 4522 ], "Z": [ 4523 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4460 ], "D": [ 4524 ], "Z": [ 4525 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4476 ], "D": [ 4526 ], "Z": [ 4527 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4477 ], "D": [ 4528 ], "Z": [ 4529 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4310 ], "D": [ 4530 ], "Z": [ 4531 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4356 ], "D": [ 4532 ], "Z": [ 4533 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 4267 ], "D": [ 4534 ], "Z": [ 4535 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 4268 ], "D": [ 4536 ], "Z": [ 4537 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4254 ], "C": [ 3915 ], "D": [ 3918 ], "Z": [ 4538 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4280 ], "D": [ 4539 ], "Z": [ 4540 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4281 ], "D": [ 4541 ], "Z": [ 4542 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4311 ], "D": [ 4543 ], "Z": [ 4544 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4325 ], "D": [ 4545 ], "Z": [ 4546 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4486 ], "C": [ 4326 ], "D": [ 4547 ], "Z": [ 4548 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4549 ], "A1": [ 4550 ], "B0": [ 4260 ], "B1": [ 4261 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3917 ], "COUT": [ 4551 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4496 ], "S1": [ 4490 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4552 ], "A1": [ 4553 ], "B0": [ 4267 ], "B1": [ 4268 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4551 ], "COUT": [ 4554 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4534 ], "S1": [ 4536 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3919 ], "D": [ 4528 ], "Z": [ 4556 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4557 ], "BLUT": [ 4556 ], "C0": [ 4558 ], "Z": [ 4559 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3919 ], "D": [ 4528 ], "Z": [ 4557 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4559 ], "D1": [ 4560 ], "SD": [ 4561 ], "Z": [ 4562 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4563 ], "BLUT": [ 4564 ], "C0": [ 4558 ], "Z": [ 4560 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3919 ], "D": [ 4528 ], "Z": [ 4563 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3919 ], "D": [ 4528 ], "Z": [ 4564 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4565 ], "D1": [ 4566 ], "SD": [ 4561 ], "Z": [ 4567 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4568 ], "D1": [ 4569 ], "SD": [ 4561 ], "Z": [ 4570 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4571 ], "BLUT": [ 4572 ], "C0": [ 4558 ], "Z": [ 4568 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3918 ], "D": [ 4528 ], "Z": [ 4571 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3918 ], "D": [ 4528 ], "Z": [ 4572 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4573 ], "BLUT": [ 4574 ], "C0": [ 4558 ], "Z": [ 4569 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3918 ], "D": [ 4528 ], "Z": [ 4573 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 3918 ], "D": [ 4528 ], "Z": [ 4574 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4575 ], "D1": [ 4576 ], "SD": [ 4561 ], "Z": [ 4577 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4578 ], "BLUT": [ 4579 ], "C0": [ 4558 ], "Z": [ 4575 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4496 ], "D": [ 4528 ], "Z": [ 4578 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4496 ], "D": [ 4528 ], "Z": [ 4579 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4580 ], "BLUT": [ 4581 ], "C0": [ 4558 ], "Z": [ 4576 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4496 ], "D": [ 4528 ], "Z": [ 4580 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4496 ], "D": [ 4528 ], "Z": [ 4581 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4582 ], "D1": [ 4583 ], "SD": [ 4561 ], "Z": [ 4584 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4585 ], "BLUT": [ 4586 ], "C0": [ 4558 ], "Z": [ 4582 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4490 ], "D": [ 4528 ], "Z": [ 4585 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4490 ], "D": [ 4528 ], "Z": [ 4586 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4587 ], "BLUT": [ 4588 ], "C0": [ 4558 ], "Z": [ 4583 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4490 ], "D": [ 4528 ], "Z": [ 4587 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4490 ], "D": [ 4528 ], "Z": [ 4588 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4589 ], "D1": [ 4590 ], "SD": [ 4561 ], "Z": [ 4591 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4592 ], "BLUT": [ 4593 ], "C0": [ 4558 ], "Z": [ 4589 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4534 ], "D": [ 4528 ], "Z": [ 4592 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4534 ], "D": [ 4528 ], "Z": [ 4593 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4594 ], "BLUT": [ 4595 ], "C0": [ 4558 ], "Z": [ 4590 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4534 ], "D": [ 4528 ], "Z": [ 4594 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4534 ], "D": [ 4528 ], "Z": [ 4595 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4596 ], "BLUT": [ 4597 ], "C0": [ 4558 ], "Z": [ 4565 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4536 ], "D": [ 4528 ], "Z": [ 4596 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4536 ], "D": [ 4528 ], "Z": [ 4597 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4598 ], "BLUT": [ 4599 ], "C0": [ 4558 ], "Z": [ 4566 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4536 ], "D": [ 4528 ], "Z": [ 4598 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4555 ], "B": [ 3912 ], "C": [ 4536 ], "D": [ 4528 ], "Z": [ 4599 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3912 ], "D": [ 4528 ], "Z": [ 4600 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4601 ], "BLUT": [ 4602 ], "C0": [ 4603 ], "Z": [ 4604 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3912 ], "B": [ 4539 ], "C": [ 4528 ], "D": [ 4555 ], "Z": [ 4601 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3912 ], "B": [ 4539 ], "C": [ 4528 ], "D": [ 4555 ], "Z": [ 4602 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4476 ], "B1": [ 4477 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4606 ], "COUT": [ 4607 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4526 ], "S1": [ 4528 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4442 ], "B1": [ 4443 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4608 ], "COUT": [ 4609 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4518 ], "S1": [ 4520 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4459 ], "B1": [ 4460 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4609 ], "COUT": [ 4606 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4522 ], "S1": [ 4524 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4425 ], "B1": [ 4426 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4610 ], "COUT": [ 4608 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4514 ], "S1": [ 4516 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4408 ], "B1": [ 4409 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4611 ], "COUT": [ 4610 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4508 ], "S1": [ 4510 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4372 ], "B1": [ 4373 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4612 ], "COUT": [ 4613 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4502 ], "S1": [ 4500 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4391 ], "B1": [ 4392 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4613 ], "COUT": [ 4611 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4504 ], "S1": [ 4506 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4355 ], "B1": [ 4356 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4614 ], "COUT": [ 4612 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4498 ], "S1": [ 4532 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4340 ], "B1": [ 4341 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4615 ], "COUT": [ 4614 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4492 ], "S1": [ 4494 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4310 ], "B1": [ 4311 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4616 ], "COUT": [ 4617 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4530 ], "S1": [ 4543 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4325 ], "B1": [ 4326 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4617 ], "COUT": [ 4615 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4545 ], "S1": [ 4547 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4618 ], "A1": [ 4605 ], "B0": [ 4280 ], "B1": [ 4281 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4554 ], "COUT": [ 4619 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4539 ], "S1": [ 4541 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4605 ], "A1": [ 4605 ], "B0": [ 4295 ], "B1": [ 4296 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 4619 ], "COUT": [ 4616 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 4488 ], "S1": [ 4512 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4558 ], "D": [ 4561 ], "Z": [ 4603 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4541 ], "B": [ 4488 ], "C": [ 4512 ], "D": [ 4530 ], "Z": [ 4620 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4532 ], "D": [ 4502 ], "Z": [ 4621 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4494 ], "B": [ 4498 ], "C": [ 4532 ], "D": [ 4502 ], "Z": [ 4622 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4510 ], "B": [ 4514 ], "C": [ 4516 ], "D": [ 4518 ], "Z": [ 4623 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4624 ], "BLUT": [ 4625 ], "C0": [ 4620 ], "Z": [ 4626 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4543 ], "B": [ 4545 ], "C": [ 4547 ], "D": [ 4492 ], "Z": [ 4624 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4625 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:154.21-154.62" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4627 ], "D1": [ 4628 ], "SD": [ 4626 ], "Z": [ 4561 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:152.19-152.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4629 ], "BLUT": [ 4630 ], "C0": [ 4623 ], "Z": [ 4627 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4629 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4630 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:153.19-153.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4631 ], "BLUT": [ 4632 ], "C0": [ 4623 ], "Z": [ 4628 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4520 ], "B": [ 4522 ], "C": [ 4524 ], "D": [ 4526 ], "Z": [ 4631 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4632 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4633 ], "C": [ 4634 ], "D": [ 4635 ], "Z": [ 4555 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:184.21-184.63" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4636 ], "D1": [ 4637 ], "SD": [ 4621 ], "Z": [ 4634 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:182.21-182.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4638 ], "D1": [ 4639 ], "SD": [ 4508 ], "Z": [ 4636 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:178.19-178.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4640 ], "BLUT": [ 4641 ], "C0": [ 4506 ], "Z": [ 4638 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4640 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4641 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:179.19-179.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4642 ], "BLUT": [ 4643 ], "C0": [ 4506 ], "Z": [ 4639 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4642 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4643 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z": { "hide_name": 0, "type": "L6MUX21", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:183.21-183.64" }, "port_directions": { "D0": "input", "D1": "input", "SD": "input", "Z": "output" }, "connections": { "D0": [ 4644 ], "D1": [ 4645 ], "SD": [ 4508 ], "Z": [ 4637 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:180.19-180.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4646 ], "BLUT": [ 4647 ], "C0": [ 4506 ], "Z": [ 4644 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4646 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4647 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:181.19-181.65" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4648 ], "BLUT": [ 4649 ], "C0": [ 4506 ], "Z": [ 4645 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4494 ], "B": [ 4498 ], "C": [ 4500 ], "D": [ 4504 ], "Z": [ 4648 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4649 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4650 ], "BLUT": [ 4651 ], "C0": [ 4652 ], "Z": [ 4633 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4653 ], "BLUT": [ 4654 ], "C0": [ 4655 ], "Z": [ 4635 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4520 ], "B": [ 4522 ], "C": [ 4524 ], "D": [ 4526 ], "Z": [ 4653 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4654 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4510 ], "B": [ 4514 ], "C": [ 4516 ], "D": [ 4518 ], "Z": [ 4655 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4543 ], "B": [ 4545 ], "C": [ 4547 ], "D": [ 4492 ], "Z": [ 4650 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4651 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4541 ], "B": [ 4488 ], "C": [ 4512 ], "D": [ 4530 ], "Z": [ 4652 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4656 ], "BLUT": [ 4657 ], "C0": [ 4622 ], "Z": [ 4558 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4500 ], "B": [ 4504 ], "C": [ 4506 ], "D": [ 4508 ], "Z": [ 4656 ] } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 4657 ] } }, "u_layer_sequencer.nm_activation_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3462 ], "LSR": [ 3 ], "Q": [ 3911 ] } }, "u_layer_sequencer.nm_activation_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3463 ], "LSR": [ 3 ], "Q": [ 3907 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3488 ], "LSR": [ 3 ], "Q": [ 4658 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3475 ], "LSR": [ 3 ], "Q": [ 4659 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3481 ], "LSR": [ 3 ], "Q": [ 4660 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3482 ], "LSR": [ 3 ], "Q": [ 4661 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3483 ], "LSR": [ 3 ], "Q": [ 4662 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3484 ], "LSR": [ 3 ], "Q": [ 4663 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3485 ], "LSR": [ 3 ], "Q": [ 4664 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3487 ], "LSR": [ 3 ], "Q": [ 4665 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3474 ], "LSR": [ 3 ], "Q": [ 4666 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3495 ], "LSR": [ 3 ], "Q": [ 4667 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3496 ], "LSR": [ 3 ], "Q": [ 4668 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3476 ], "LSR": [ 3 ], "Q": [ 4669 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3486 ], "LSR": [ 3 ], "Q": [ 4670 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3477 ], "LSR": [ 3 ], "Q": [ 4671 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3478 ], "LSR": [ 3 ], "Q": [ 4672 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3479 ], "LSR": [ 3 ], "Q": [ 4673 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3490 ], "LSR": [ 3 ], "Q": [ 4674 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3491 ], "LSR": [ 3 ], "Q": [ 4675 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3492 ], "LSR": [ 3 ], "Q": [ 4676 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3493 ], "LSR": [ 3 ], "Q": [ 4677 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3494 ], "LSR": [ 3 ], "Q": [ 4678 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3489 ], "LSR": [ 3 ], "Q": [ 4679 ] } }, "u_layer_sequencer.nm_bias_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3480 ], "LSR": [ 3 ], "Q": [ 4680 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3863 ], "LSR": [ 3 ], "Q": [ 4681 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3849 ], "LSR": [ 3 ], "Q": [ 4682 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3851 ], "LSR": [ 3 ], "Q": [ 4683 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3852 ], "LSR": [ 3 ], "Q": [ 4684 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3853 ], "LSR": [ 3 ], "Q": [ 4685 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3854 ], "LSR": [ 3 ], "Q": [ 4686 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3855 ], "LSR": [ 3 ], "Q": [ 4687 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3856 ], "LSR": [ 3 ], "Q": [ 4688 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3850 ], "LSR": [ 3 ], "Q": [ 4689 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3857 ], "LSR": [ 3 ], "Q": [ 4690 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3858 ], "LSR": [ 3 ], "Q": [ 4691 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3859 ], "LSR": [ 3 ], "Q": [ 4692 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3860 ], "LSR": [ 3 ], "Q": [ 4693 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3861 ], "LSR": [ 3 ], "Q": [ 4694 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3862 ], "LSR": [ 3 ], "Q": [ 4695 ] } }, "u_layer_sequencer.nm_n_inputs_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3864 ], "LSR": [ 3 ], "Q": [ 4696 ] } }, "u_layer_sequencer.nm_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 127 ], "LSR": [ 3 ], "Q": [ 4697 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4698 ], "LSR": [ 3 ], "Q": [ 4699 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4700 ], "LSR": [ 3 ], "Q": [ 4701 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4702 ], "LSR": [ 3 ], "Q": [ 4703 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4704 ], "LSR": [ 3 ], "Q": [ 4705 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4706 ], "LSR": [ 3 ], "Q": [ 4707 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4708 ], "LSR": [ 3 ], "Q": [ 4709 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4710 ], "LSR": [ 3 ], "Q": [ 4711 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4712 ], "LSR": [ 3 ], "Q": [ 4713 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4714 ], "LSR": [ 3 ], "Q": [ 4715 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4716 ], "LSR": [ 3 ], "Q": [ 4717 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4718 ], "LSR": [ 3 ], "Q": [ 4719 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4720 ], "LSR": [ 3 ], "Q": [ 4721 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4722 ], "LSR": [ 3 ], "Q": [ 4723 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4724 ], "LSR": [ 3 ], "Q": [ 4725 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4726 ], "LSR": [ 3 ], "Q": [ 4727 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4728 ], "LSR": [ 3 ], "Q": [ 4729 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4730 ], "LSR": [ 3 ], "Q": [ 4731 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4732 ], "LSR": [ 3 ], "Q": [ 4733 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4734 ], "LSR": [ 3 ], "Q": [ 4735 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4736 ], "LSR": [ 3 ], "Q": [ 4737 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4738 ], "LSR": [ 3 ], "Q": [ 4739 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4740 ], "LSR": [ 3 ], "Q": [ 4741 ] } }, "u_layer_sequencer.nm_w_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 4742 ], "LSR": [ 3 ], "Q": [ 4743 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3744 ], "LSR": [ 3 ], "Q": [ 4744 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3702 ], "LSR": [ 3 ], "Q": [ 4745 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3735 ], "LSR": [ 3 ], "Q": [ 4746 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3750 ], "LSR": [ 3 ], "Q": [ 4747 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3720 ], "LSR": [ 3 ], "Q": [ 4748 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3690 ], "LSR": [ 3 ], "Q": [ 4749 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3693 ], "LSR": [ 3 ], "Q": [ 4750 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3705 ], "LSR": [ 3 ], "Q": [ 4751 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3708 ], "LSR": [ 3 ], "Q": [ 4752 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3732 ], "LSR": [ 3 ], "Q": [ 4753 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3726 ], "LSR": [ 3 ], "Q": [ 4754 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3747 ], "LSR": [ 3 ], "Q": [ 4755 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3729 ], "LSR": [ 3 ], "Q": [ 4756 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3699 ], "LSR": [ 3 ], "Q": [ 4757 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3711 ], "LSR": [ 3 ], "Q": [ 4758 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3723 ], "LSR": [ 3 ], "Q": [ 4759 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3717 ], "LSR": [ 3 ], "Q": [ 4760 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3753 ], "LSR": [ 3 ], "Q": [ 4761 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3738 ], "LSR": [ 3 ], "Q": [ 4762 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3696 ], "LSR": [ 3 ], "Q": [ 4763 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3676 ], "LSR": [ 3 ], "Q": [ 4764 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3741 ], "LSR": [ 3 ], "Q": [ 4765 ] } }, "u_layer_sequencer.nm_x_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 127 ], "CLK": [ 2 ], "DI": [ 3714 ], "LSR": [ 3 ], "Q": [ 4766 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4767 ], "LSR": [ 3 ], "Q": [ 3887 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4768 ], "LSR": [ 3 ], "Q": [ 3886 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4769 ], "LSR": [ 3 ], "Q": [ 3899 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4770 ], "LSR": [ 3 ], "Q": [ 3900 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4771 ], "LSR": [ 3 ], "Q": [ 3896 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4772 ], "LSR": [ 3 ], "Q": [ 3897 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4773 ], "LSR": [ 3 ], "Q": [ 3892 ] } }, "u_layer_sequencer.num_layers_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3878 ], "CLK": [ 2 ], "DI": [ 4774 ], "LSR": [ 3 ], "Q": [ 3893 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3641 ], "LSR": [ 3 ], "Q": [ 4776 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3657 ], "LSR": [ 3 ], "Q": [ 4777 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3658 ], "LSR": [ 3 ], "Q": [ 4778 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3644 ], "LSR": [ 3 ], "Q": [ 4779 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3647 ], "LSR": [ 3 ], "Q": [ 4780 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3650 ], "LSR": [ 3 ], "Q": [ 4781 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3652 ], "LSR": [ 3 ], "Q": [ 4782 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3653 ], "LSR": [ 3 ], "Q": [ 4783 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3656 ], "LSR": [ 3 ], "Q": [ 4784 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3648 ], "LSR": [ 3 ], "Q": [ 4785 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3654 ], "LSR": [ 3 ], "Q": [ 4786 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3660 ], "LSR": [ 3 ], "Q": [ 4787 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3645 ], "LSR": [ 3 ], "Q": [ 4788 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3662 ], "LSR": [ 3 ], "Q": [ 4789 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3646 ], "LSR": [ 3 ], "Q": [ 4790 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3651 ], "LSR": [ 3 ], "Q": [ 4791 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3659 ], "LSR": [ 3 ], "Q": [ 4792 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3655 ], "LSR": [ 3 ], "Q": [ 4793 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3643 ], "LSR": [ 3 ], "Q": [ 4794 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3649 ], "LSR": [ 3 ], "Q": [ 4795 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3661 ], "LSR": [ 3 ], "Q": [ 4796 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3663 ], "LSR": [ 3 ], "Q": [ 4797 ] } }, "u_layer_sequencer.ram_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3642 ], "LSR": [ 3 ], "Q": [ 4798 ] } }, "u_layer_sequencer.ram_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4775 ], "LSR": [ 3 ], "Q": [ 1558 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4799 ], "LSR": [ 3 ], "Q": [ 4800 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4801 ], "LSR": [ 3 ], "Q": [ 4802 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4803 ], "LSR": [ 3 ], "Q": [ 4804 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4805 ], "LSR": [ 3 ], "Q": [ 4806 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4807 ], "LSR": [ 3 ], "Q": [ 4808 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4809 ], "LSR": [ 3 ], "Q": [ 4810 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4811 ], "LSR": [ 3 ], "Q": [ 4812 ] } }, "u_layer_sequencer.ram_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3640 ], "CLK": [ 2 ], "DI": [ 4813 ], "LSR": [ 3 ], "Q": [ 4814 ] } }, "u_layer_sequencer.ram_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4775 ], "CLK": [ 2 ], "DI": [ 3640 ], "LSR": [ 3 ], "Q": [ 1585 ] } }, "u_layer_sequencer.ram_wr_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3640 ], "D": [ 3869 ], "Z": [ 4775 ] } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4815 ], "CLK": [ 2 ], "DI": [ 4816 ], "LSR": [ 3 ], "Q": [ 53 ] } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 4817 ], "BLUT": [ 4818 ], "C0": [ 3765 ], "Z": [ 4815 ] } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3669 ], "B": [ 187 ], "C": [ 3763 ], "D": [ 3761 ], "Z": [ 4817 ] } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3669 ], "C": [ 3763 ], "D": [ 3761 ], "Z": [ 4818 ] } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 3669 ], "Z": [ 4816 ] } }, "u_layer_sequencer.seq_done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3765 ], "LSR": [ 4819 ], "Q": [ 4820 ] } }, "u_layer_sequencer.seq_done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 187 ], "D": [ 3668 ], "Z": [ 4819 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3871 ], "LSR": [ "0" ], "Q": [ 3670 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3874 ], "LSR": [ "0" ], "Q": [ 3763 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3870 ], "LSR": [ "0" ], "Q": [ 3472 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3868 ], "LSR": [ "0" ], "Q": [ 3669 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3877 ], "LSR": [ "0" ], "Q": [ 3869 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3867 ], "LSR": [ "0" ], "Q": [ 3640 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4821 ], "LSR": [ "0" ], "Q": [ 127 ] } }, "u_layer_sequencer.state_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 3904 ], "Z": [ 4821 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 4714 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 4698 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 4718 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 4720 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 4724 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 4726 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 4728 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 4742 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 4702 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 4704 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 4706 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 4708 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 4700 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 4710 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 4712 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4824 ], "CLK": [ 2 ], "DI": [ 179 ], "LSR": [ 3 ], "Q": [ 4740 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 181 ], "LSR": [ 3 ], "Q": [ 4722 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 182 ], "LSR": [ 3 ], "Q": [ 4730 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 183 ], "LSR": [ 3 ], "Q": [ 4732 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 184 ], "LSR": [ 3 ], "Q": [ 4734 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 185 ], "LSR": [ 3 ], "Q": [ 4736 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4823 ], "CLK": [ 2 ], "DI": [ 186 ], "LSR": [ 3 ], "Q": [ 4738 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4822 ], "CLK": [ 2 ], "DI": [ 180 ], "LSR": [ 3 ], "Q": [ 4716 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 4825 ], "Z": [ 4822 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 4825 ], "Z": [ 4824 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 4825 ], "Z": [ 4823 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3464 ], "C": [ 3465 ], "D": [ 4825 ], "Z": [ 3473 ] } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3470 ], "B": [ 3471 ], "C": [ 3472 ], "D": [ 187 ], "Z": [ 4825 ] } }, "u_layer_sequencer.write_sel_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:137.5-343.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3764 ], "CLK": [ 2 ], "DI": [ 4826 ], "LSR": [ 3 ], "Q": [ 3504 ] } }, "u_layer_sequencer.write_sel_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3669 ], "D": [ 3504 ], "Z": [ 4826 ] } }, "u_memory_if": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:408.7-421.6", "module": "$paramod$b3f3d2413f22d50ebc275a55cbfefa4ff7d277a1\\memory_interface", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "memory_interface", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:1.1-94.10" }, "port_directions": { }, "connections": { } }, "u_memory_if.mem_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3401 ], "LSR": [ 3 ], "Q": [ 4827 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3402 ], "LSR": [ 3 ], "Q": [ 4828 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3403 ], "LSR": [ 3 ], "Q": [ 4829 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3404 ], "LSR": [ 3 ], "Q": [ 4830 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3405 ], "LSR": [ 3 ], "Q": [ 4831 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3406 ], "LSR": [ 3 ], "Q": [ 4832 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3407 ], "LSR": [ 3 ], "Q": [ 4833 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3408 ], "LSR": [ 3 ], "Q": [ 4834 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3409 ], "LSR": [ 3 ], "Q": [ 4835 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3410 ], "LSR": [ 3 ], "Q": [ 4836 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3411 ], "LSR": [ 3 ], "Q": [ 4837 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3412 ], "LSR": [ 3 ], "Q": [ 4838 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3413 ], "LSR": [ 3 ], "Q": [ 4839 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3414 ], "LSR": [ 3 ], "Q": [ 4840 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3415 ], "LSR": [ 3 ], "Q": [ 4841 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3416 ], "LSR": [ 3 ], "Q": [ 4842 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3417 ], "LSR": [ 3 ], "Q": [ 4843 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3418 ], "LSR": [ 3 ], "Q": [ 4844 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3419 ], "LSR": [ 3 ], "Q": [ 4845 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3420 ], "LSR": [ 3 ], "Q": [ 4846 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3421 ], "LSR": [ 3 ], "Q": [ 4847 ] } }, "u_memory_if.mem_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3422 ], "LSR": [ 3 ], "Q": [ 4848 ] } }, "u_memory_if.mem_lb_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3425 ], "LSR": [ 3 ], "Q": [ 4849 ] } }, "u_memory_if.mem_req_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4850 ], "C": [ 4851 ], "D": [ 4852 ], "Z": [ 4853 ] } }, "u_memory_if.mem_req_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4850 ], "D": [ 4852 ], "Z": [ 4854 ] } }, "u_memory_if.mem_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3427 ], "LSR": [ 4855 ], "Q": [ 4852 ] } }, "u_memory_if.mem_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 3426 ], "Z": [ 4855 ] } }, "u_memory_if.mem_ub_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3437 ], "LSR": [ 3 ], "Q": [ 4856 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3439 ], "LSR": [ 3 ], "Q": [ 4857 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3440 ], "LSR": [ 3 ], "Q": [ 4858 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3441 ], "LSR": [ 3 ], "Q": [ 4859 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3442 ], "LSR": [ 3 ], "Q": [ 4860 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3443 ], "LSR": [ 3 ], "Q": [ 4861 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3444 ], "LSR": [ 3 ], "Q": [ 4862 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3445 ], "LSR": [ 3 ], "Q": [ 4863 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3446 ], "LSR": [ 3 ], "Q": [ 4864 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3447 ], "LSR": [ 3 ], "Q": [ 4865 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3448 ], "LSR": [ 3 ], "Q": [ 4866 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3449 ], "LSR": [ 3 ], "Q": [ 4867 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3450 ], "LSR": [ 3 ], "Q": [ 4868 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3451 ], "LSR": [ 3 ], "Q": [ 4869 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3452 ], "LSR": [ 3 ], "Q": [ 4870 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3453 ], "LSR": [ 3 ], "Q": [ 4871 ] } }, "u_memory_if.mem_wdata_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3454 ], "LSR": [ 3 ], "Q": [ 4872 ] } }, "u_memory_if.mem_wr_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4873 ], "D": [ 4854 ], "Z": [ 4874 ] } }, "u_memory_if.mem_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3428 ], "CLK": [ 2 ], "DI": [ 3455 ], "LSR": [ 3 ], "Q": [ 4873 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4876 ], "LSR": [ 3 ], "Q": [ 3387 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4877 ], "LSR": [ 3 ], "Q": [ 3390 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4878 ], "LSR": [ 3 ], "Q": [ 3383 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4879 ], "LSR": [ 3 ], "Q": [ 3395 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4880 ], "LSR": [ 3 ], "Q": [ 3398 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4881 ], "LSR": [ 3 ], "Q": [ 3376 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4882 ], "LSR": [ 3 ], "Q": [ 3392 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4883 ], "LSR": [ 3 ], "Q": [ 3380 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4884 ], "LSR": [ 3 ], "Q": [ 3384 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4885 ], "LSR": [ 3 ], "Q": [ 3396 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4886 ], "LSR": [ 3 ], "Q": [ 3399 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4887 ], "LSR": [ 3 ], "Q": [ 3377 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4888 ], "LSR": [ 3 ], "Q": [ 3393 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4889 ], "LSR": [ 3 ], "Q": [ 3381 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4890 ], "LSR": [ 3 ], "Q": [ 3386 ] } }, "u_memory_if.rdata_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4875 ], "CLK": [ 2 ], "DI": [ 4891 ], "LSR": [ 3 ], "Q": [ 3389 ] } }, "u_memory_if.ready_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010100000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 3438 ], "C": [ 3457 ], "D": [ 237 ], "Z": [ 3460 ] } }, "u_memory_if.ready_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 235 ], "C": [ 236 ], "D": [ 3456 ], "Z": [ 3459 ] } }, "u_memory_if.ready_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3438 ], "D": [ 3457 ], "Z": [ 3456 ] } }, "u_memory_if.ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:33.5-92.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3433 ], "LSR": [ 4892 ], "Q": [ 3457 ] } }, "u_memory_if.ready_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 3432 ], "Z": [ 4892 ] } }, "u_memory_if.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3431 ], "LSR": [ "0" ], "Q": [ 3426 ] } }, "u_memory_if.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 3434 ], "LSR": [ "0" ], "Q": [ 3432 ] } }, "u_neuron_memory": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:314.7-327.6", "module": "$paramod$79958c098f4e7efe85e0f2fccdc4f496fe8d2f0b\\neuron_memory", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "neuron_memory", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:3.1-499.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4894 ], "LSR": [ 52 ], "Q": [ 4895 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4896 ], "LSR": [ 52 ], "Q": [ 4897 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4898 ], "LSR": [ 52 ], "Q": [ 4899 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4900 ], "LSR": [ 52 ], "Q": [ 4901 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4902 ], "LSR": [ 52 ], "Q": [ 4903 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4904 ], "LSR": [ 52 ], "Q": [ 4905 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4906 ], "LSR": [ 52 ], "Q": [ 4907 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4908 ], "LSR": [ 52 ], "Q": [ 4909 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4910 ], "LSR": [ 52 ], "Q": [ 4911 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4912 ], "LSR": [ 52 ], "Q": [ 4913 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4914 ], "LSR": [ 52 ], "Q": [ 4915 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4916 ], "LSR": [ 52 ], "Q": [ 4917 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4918 ], "LSR": [ 52 ], "Q": [ 4919 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4920 ], "LSR": [ 52 ], "Q": [ 4921 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4922 ], "LSR": [ 52 ], "Q": [ 4923 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4924 ], "LSR": [ 52 ], "Q": [ 4925 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4926 ], "LSR": [ 52 ], "Q": [ 4927 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4928 ], "LSR": [ 52 ], "Q": [ 4929 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4930 ], "LSR": [ 52 ], "Q": [ 4931 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4932 ], "LSR": [ 52 ], "Q": [ 4933 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4934 ], "LSR": [ 52 ], "Q": [ 4935 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4936 ], "LSR": [ 52 ], "Q": [ 4937 ] } }, "u_neuron_memory.access_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4893 ], "CLK": [ 2 ], "DI": [ 4938 ], "LSR": [ 52 ], "Q": [ 4939 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4940 ], "LSR": [ 4941 ], "Q": [ 4942 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4943 ], "B": [ 59 ], "C": [ 4944 ], "D": [ 4945 ], "Z": [ 4940 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4946 ], "B": [ 4943 ], "C": [ 52 ], "D": [ 4945 ], "Z": [ 4947 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4948 ], "C": [ 4943 ], "D": [ 52 ], "Z": [ 4949 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 4943 ], "D": [ 52 ], "Z": [ 4950 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4951 ], "C": [ 4952 ], "D": [ 57 ], "Z": [ 4945 ] } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4953 ], "C": [ 52 ], "D": [ 4954 ], "Z": [ 4941 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4956 ], "LSR": [ 52 ], "Q": [ 4957 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4958 ], "LSR": [ 52 ], "Q": [ 4959 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4960 ], "LSR": [ 52 ], "Q": [ 4961 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4962 ], "LSR": [ 52 ], "Q": [ 4963 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4964 ], "LSR": [ 52 ], "Q": [ 4965 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4966 ], "LSR": [ 52 ], "Q": [ 4967 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4968 ], "LSR": [ 52 ], "Q": [ 4969 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4970 ], "LSR": [ 52 ], "Q": [ 4971 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4972 ], "LSR": [ 52 ], "Q": [ 4973 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4974 ], "LSR": [ 52 ], "Q": [ 4975 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4976 ], "LSR": [ 52 ], "Q": [ 4977 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4978 ], "LSR": [ 52 ], "Q": [ 4979 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4980 ], "LSR": [ 52 ], "Q": [ 4981 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4982 ], "LSR": [ 52 ], "Q": [ 4983 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4984 ], "LSR": [ 52 ], "Q": [ 4985 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4986 ], "LSR": [ 52 ], "Q": [ 4987 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4988 ], "LSR": [ 52 ], "Q": [ 4989 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4990 ], "LSR": [ 52 ], "Q": [ 4991 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4992 ], "LSR": [ 52 ], "Q": [ 4993 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4994 ], "LSR": [ 52 ], "Q": [ 4995 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4996 ], "LSR": [ 52 ], "Q": [ 4997 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 4998 ], "LSR": [ 52 ], "Q": [ 4999 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 5000 ], "LSR": [ 52 ], "Q": [ 5001 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5002 ], "BLUT": [ 5003 ], "C0": [ 5004 ], "Z": [ 4996 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5005 ], "BLUT": [ 5006 ], "C0": [ 5007 ], "Z": [ 4998 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5008 ], "BLUT": [ 5009 ], "C0": [ 5010 ], "Z": [ 4974 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5011 ], "B": [ 4667 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5008 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5011 ], "B": [ 4667 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5009 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4973 ], "B1": [ 4975 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5012 ], "COUT": [ 5013 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5014 ], "S1": [ 5010 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5015 ], "BLUT": [ 5016 ], "C0": [ 5017 ], "Z": [ 4976 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5018 ], "B": [ 4668 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5015 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5018 ], "B": [ 4668 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5016 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5019 ], "BLUT": [ 5020 ], "C0": [ 5021 ], "Z": [ 4978 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4669 ], "B": [ 5022 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5019 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4669 ], "B": [ 5022 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5020 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4977 ], "B1": [ 4979 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5013 ], "COUT": [ 5023 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5017 ], "S1": [ 5021 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5024 ], "BLUT": [ 5025 ], "C0": [ 5026 ], "Z": [ 4982 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4671 ], "B": [ 5027 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5024 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4671 ], "B": [ 5027 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5025 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5028 ], "BLUT": [ 5029 ], "C0": [ 5030 ], "Z": [ 4984 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5031 ], "B": [ 4672 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5028 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5031 ], "B": [ 4672 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5029 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4983 ], "B1": [ 4985 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5023 ], "COUT": [ 5032 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5026 ], "S1": [ 5030 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5033 ], "BLUT": [ 5034 ], "C0": [ 5035 ], "Z": [ 4986 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5036 ], "B": [ 4673 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5033 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5036 ], "B": [ 4673 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5034 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4987 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5032 ], "COUT": [ 5037 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5035 ], "S1": [ 5038 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5039 ], "BLUT": [ 5040 ], "C0": [ 5041 ], "Z": [ 4958 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4659 ], "C": [ 5042 ], "D": [ 53 ], "Z": [ 5039 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010001010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4659 ], "C": [ 5042 ], "D": [ 53 ], "Z": [ 5040 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 4957 ], "B1": [ 4959 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 5043 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5044 ], "S1": [ 5041 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5045 ], "BLUT": [ 5046 ], "C0": [ 5047 ], "Z": [ 4980 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5048 ], "C": [ 4670 ], "D": [ 53 ], "Z": [ 5045 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5048 ], "C": [ 4670 ], "D": [ 53 ], "Z": [ 5046 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5049 ], "BLUT": [ 5050 ], "C0": [ 5051 ], "Z": [ 4988 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5052 ], "C": [ 4674 ], "D": [ 53 ], "Z": [ 5049 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5052 ], "C": [ 4674 ], "D": [ 53 ], "Z": [ 5050 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4981 ], "B1": [ 4989 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5043 ], "COUT": [ 5053 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5047 ], "S1": [ 5051 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5054 ], "BLUT": [ 5055 ], "C0": [ 5056 ], "Z": [ 4990 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5057 ], "B": [ 4951 ], "C": [ 4675 ], "D": [ 53 ], "Z": [ 5054 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5057 ], "B": [ 4951 ], "C": [ 4675 ], "D": [ 53 ], "Z": [ 5055 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4679 ], "B": [ 5058 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5005 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4679 ], "B": [ 5058 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5006 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5059 ], "BLUT": [ 5060 ], "C0": [ 5061 ], "Z": [ 5000 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5062 ], "BLUT": [ 5063 ], "C0": [ 5064 ], "Z": [ 4992 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4676 ], "B": [ 5065 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5062 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4676 ], "B": [ 5065 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5063 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4991 ], "B1": [ 4993 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5053 ], "COUT": [ 5066 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5056 ], "S1": [ 5064 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5067 ], "BLUT": [ 5068 ], "C0": [ 5069 ], "Z": [ 4994 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5070 ], "B": [ 4677 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5067 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5070 ], "B": [ 4677 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5068 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5071 ], "BLUT": [ 5072 ], "C0": [ 5073 ], "Z": [ 4956 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111001001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4957 ], "C": [ 4658 ], "D": [ 53 ], "Z": [ 5071 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111001000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4957 ], "C": [ 4658 ], "D": [ 53 ], "Z": [ 5072 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5074 ], "B": [ 4680 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5059 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5074 ], "B": [ 4680 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5060 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4999 ], "B1": [ 5001 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5075 ], "COUT": [ 5076 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5007 ], "S1": [ 5061 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5077 ], "BLUT": [ 5078 ], "C0": [ 5079 ], "Z": [ 4960 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4660 ], "B": [ 5080 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5077 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4660 ], "B": [ 5080 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5078 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5081 ], "BLUT": [ 5082 ], "C0": [ 5083 ], "Z": [ 4962 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4661 ], "B": [ 5084 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5081 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4661 ], "B": [ 5084 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5082 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4961 ], "B1": [ 4963 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5076 ], "COUT": [ 5085 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5079 ], "S1": [ 5083 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5086 ], "BLUT": [ 5087 ], "C0": [ 5088 ], "Z": [ 4964 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5089 ], "B": [ 4662 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5086 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5089 ], "B": [ 4662 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5087 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5090 ], "BLUT": [ 5091 ], "C0": [ 5092 ], "Z": [ 4966 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5093 ], "B": [ 4663 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5090 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5093 ], "B": [ 4663 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5091 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4965 ], "B1": [ 4967 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5085 ], "COUT": [ 5094 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5088 ], "S1": [ 5092 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5095 ], "BLUT": [ 5096 ], "C0": [ 5097 ], "Z": [ 4968 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4664 ], "B": [ 5098 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5095 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4664 ], "B": [ 5098 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5096 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5099 ], "BLUT": [ 5100 ], "C0": [ 5101 ], "Z": [ 4970 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4665 ], "B": [ 5102 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5099 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4665 ], "B": [ 5102 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5100 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4969 ], "B1": [ 4971 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5094 ], "COUT": [ 5012 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5097 ], "S1": [ 5101 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5103 ], "BLUT": [ 5104 ], "C0": [ 5014 ], "Z": [ 4972 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4666 ], "B": [ 5105 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5103 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4666 ], "B": [ 5105 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5104 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5106 ], "B": [ 4678 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5002 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5106 ], "B": [ 4678 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 5003 ] } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 4995 ], "B1": [ 4997 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5066 ], "COUT": [ 5075 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5069 ], "S1": [ 5004 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ 52 ], "Q": [ 3913 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ 52 ], "Q": [ 3914 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ 52 ], "Q": [ 4549 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ 52 ], "Q": [ 4550 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ 52 ], "Q": [ 4552 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ 52 ], "Q": [ 4553 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ 52 ], "Q": [ 4618 ] } }, "u_neuron_memory.bias_reg_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5107 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ 52 ], "Q": [ 4605 ] } }, "u_neuron_memory.busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5116 ], "CLK": [ 2 ], "DI": [ 4944 ], "LSR": [ 52 ], "Q": [ 1085 ] } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5117 ], "BLUT": [ 5118 ], "C0": [ 60 ], "Z": [ 5116 ] } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000100010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5119 ], "C": [ 4952 ], "D": [ 57 ], "Z": [ 5117 ] } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 5118 ] } }, "u_neuron_memory.done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 57 ], "LSR": [ 5120 ], "Q": [ 3671 ] } }, "u_neuron_memory.done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4951 ], "C": [ 4952 ], "D": [ 52 ], "Z": [ 5120 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5122 ], "LSR": [ 52 ], "Q": [ 5123 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5124 ], "LSR": [ 52 ], "Q": [ 5125 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5126 ], "LSR": [ 52 ], "Q": [ 5127 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5128 ], "LSR": [ 52 ], "Q": [ 5129 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5130 ], "LSR": [ 52 ], "Q": [ 5131 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5121 ], "CLK": [ 2 ], "DI": [ 5132 ], "LSR": [ 52 ], "Q": [ 5133 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 4893 ], "D": [ 5134 ], "Z": [ 5121 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5135 ], "D": [ 5134 ], "Z": [ 5124 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5136 ], "D": [ 5134 ], "Z": [ 5126 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5137 ], "D": [ 5134 ], "Z": [ 5130 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5138 ], "D": [ 5134 ], "Z": [ 5128 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_3_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 5127 ], "B1": [ 5129 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5139 ], "COUT": [ 5140 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5136 ], "S1": [ 5138 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5123 ], "D": [ 5134 ], "Z": [ 5122 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4946 ], "C": [ 5141 ], "D": [ 5134 ], "Z": [ 5132 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 5131 ], "B1": [ 5133 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 5140 ], "COUT": [ 5142 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5137 ], "S1": [ 5141 ] } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 5123 ], "B1": [ 5125 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 5139 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 5143 ], "S1": [ 5135 ] } }, "u_neuron_memory.neuron_index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 5144 ], "LSR": [ 52 ], "Q": [ 54 ] } }, "u_neuron_memory.neuron_index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4951 ], "D": [ 54 ], "Z": [ 5144 ] } }, "u_neuron_memory.neuron_start_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5145 ], "C": [ 5146 ], "D": [ 52 ], "Z": [ 5147 ] } }, "u_neuron_memory.neuron_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5119 ], "LSR": [ 52 ], "Q": [ 5146 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5148 ], "LSR": [ "0" ], "Q": [ 4953 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5149 ], "LSR": [ "0" ], "Q": [ 4946 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5150 ], "LSR": [ "0" ], "Q": [ 4948 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5151 ], "LSR": [ "0" ], "Q": [ 4951 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5152 ], "LSR": [ "0" ], "Q": [ 58 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5153 ], "LSR": [ "0" ], "Q": [ 5119 ] } }, "u_neuron_memory.state_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5107 ], "D": [ 52 ], "Z": [ 5153 ] } }, "u_neuron_memory.u_mem": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:200.7-221.6", "hdlname": "u_neuron_memory u_mem", "module": "$paramod\\int8_memory_access\\ADDR_WIDTH=s32'00000000000000000000000000010111", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "int8_memory_access", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:1.1-179.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 156 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5155 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 158 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5156 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 157 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5157 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4895 ], "C": [ 5154 ], "D": [ 152 ], "Z": [ 5158 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 155 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5159 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 154 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5160 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 153 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5161 ] } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 159 ], "C": [ 4895 ], "D": [ 5154 ], "Z": [ 5162 ] } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5163 ], "CLK": [ 2 ], "DI": [ 4895 ], "LSR": [ 52 ], "Q": [ 5154 ] } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q_CE_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 160 ], "B": [ 161 ], "C": [ 5163 ], "D": [ 52 ], "Z": [ 5164 ] } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q_CE_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5165 ], "B": [ 4942 ], "C": [ 162 ], "D": [ 52 ], "Z": [ 5166 ] } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5165 ], "D": [ 4942 ], "Z": [ 5163 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4935 ], "C": [ 164 ], "D": [ 5167 ], "Z": [ 227 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5168 ], "BLUT": [ 5169 ], "C0": [ 174 ], "Z": [ 5167 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4795 ], "C": [ 1551 ], "D": [ 1315 ], "Z": [ 5168 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5170 ], "Z": [ 5169 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4899 ], "C": [ 164 ], "D": [ 5171 ], "Z": [ 233 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4907 ], "C": [ 164 ], "D": [ 5172 ], "Z": [ 199 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4919 ], "C": [ 164 ], "D": [ 5173 ], "Z": [ 191 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5174 ], "BLUT": [ 5175 ], "C0": [ 174 ], "Z": [ 5173 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4777 ], "C": [ 1515 ], "D": [ 1315 ], "Z": [ 5174 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5176 ], "Z": [ 5175 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4913 ], "C": [ 164 ], "D": [ 5177 ], "Z": [ 205 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5178 ], "BLUT": [ 5179 ], "C0": [ 174 ], "Z": [ 5177 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1529 ], "C": [ 4784 ], "D": [ 1315 ], "Z": [ 5178 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5180 ], "Z": [ 5179 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4931 ], "C": [ 164 ], "D": [ 5181 ], "Z": [ 223 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5182 ], "BLUT": [ 5183 ], "C0": [ 174 ], "Z": [ 5181 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4793 ], "C": [ 1547 ], "D": [ 1315 ], "Z": [ 5182 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5184 ], "Z": [ 5183 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4897 ], "C": [ 164 ], "D": [ 5185 ], "Z": [ 189 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5186 ], "BLUT": [ 5187 ], "C0": [ 174 ], "Z": [ 5185 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4776 ], "C": [ 1513 ], "D": [ 1315 ], "Z": [ 5186 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5188 ], "Z": [ 5187 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4915 ], "C": [ 164 ], "D": [ 5189 ], "Z": [ 207 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5190 ], "BLUT": [ 5191 ], "C0": [ 174 ], "Z": [ 5189 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1531 ], "C": [ 4785 ], "D": [ 1315 ], "Z": [ 5190 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5192 ], "Z": [ 5191 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4917 ], "C": [ 164 ], "D": [ 5193 ], "Z": [ 209 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5194 ], "BLUT": [ 5195 ], "C0": [ 174 ], "Z": [ 5193 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1533 ], "C": [ 4786 ], "D": [ 1315 ], "Z": [ 5194 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5196 ], "Z": [ 5195 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4895 ], "C": [ 164 ], "D": [ 5197 ], "Z": [ 219 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5198 ], "BLUT": [ 5199 ], "C0": [ 174 ], "Z": [ 5197 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4791 ], "C": [ 1543 ], "D": [ 1315 ], "Z": [ 5198 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5200 ], "Z": [ 5199 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4927 ], "C": [ 164 ], "D": [ 5201 ], "Z": [ 213 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5202 ], "BLUT": [ 5203 ], "C0": [ 174 ], "Z": [ 5201 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4788 ], "C": [ 1537 ], "D": [ 1315 ], "Z": [ 5202 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5204 ], "Z": [ 5203 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4937 ], "C": [ 164 ], "D": [ 5205 ], "Z": [ 229 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5206 ], "BLUT": [ 5207 ], "C0": [ 174 ], "Z": [ 5205 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4796 ], "C": [ 1553 ], "D": [ 1315 ], "Z": [ 5206 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5208 ], "Z": [ 5207 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4903 ], "C": [ 164 ], "D": [ 5209 ], "Z": [ 195 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5210 ], "BLUT": [ 5211 ], "C0": [ 174 ], "Z": [ 5209 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1519 ], "C": [ 4779 ], "D": [ 1315 ], "Z": [ 5210 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5212 ], "Z": [ 5211 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5213 ], "BLUT": [ 5214 ], "C0": [ 174 ], "Z": [ 5172 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1523 ], "C": [ 4781 ], "D": [ 1315 ], "Z": [ 5213 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5215 ], "Z": [ 5214 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4909 ], "C": [ 164 ], "D": [ 5216 ], "Z": [ 201 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4925 ], "C": [ 164 ], "D": [ 5217 ], "Z": [ 217 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5218 ], "BLUT": [ 5219 ], "C0": [ 174 ], "Z": [ 5217 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1541 ], "C": [ 4790 ], "D": [ 1315 ], "Z": [ 5218 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5220 ], "Z": [ 5219 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4939 ], "C": [ 164 ], "D": [ 5221 ], "Z": [ 231 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5222 ], "BLUT": [ 5223 ], "C0": [ 174 ], "Z": [ 5221 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1555 ], "C": [ 4797 ], "D": [ 1315 ], "Z": [ 5222 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5224 ], "Z": [ 5223 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5225 ], "BLUT": [ 5226 ], "C0": [ 174 ], "Z": [ 5216 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1525 ], "C": [ 4782 ], "D": [ 1315 ], "Z": [ 5225 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5227 ], "Z": [ 5226 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4901 ], "C": [ 164 ], "D": [ 5228 ], "Z": [ 193 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5229 ], "BLUT": [ 5230 ], "C0": [ 174 ], "Z": [ 5228 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4778 ], "C": [ 1517 ], "D": [ 1315 ], "Z": [ 5229 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5231 ], "Z": [ 5230 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4933 ], "C": [ 164 ], "D": [ 5232 ], "Z": [ 225 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5233 ], "BLUT": [ 5234 ], "C0": [ 174 ], "Z": [ 5232 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4794 ], "C": [ 1549 ], "D": [ 1315 ], "Z": [ 5233 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5235 ], "Z": [ 5234 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4921 ], "C": [ 164 ], "D": [ 5236 ], "Z": [ 211 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5237 ], "BLUT": [ 5238 ], "C0": [ 174 ], "Z": [ 5236 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1535 ], "C": [ 4787 ], "D": [ 1315 ], "Z": [ 5237 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5239 ], "Z": [ 5238 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4905 ], "C": [ 164 ], "D": [ 5240 ], "Z": [ 197 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5241 ], "BLUT": [ 5242 ], "C0": [ 174 ], "Z": [ 5240 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4780 ], "C": [ 1521 ], "D": [ 1315 ], "Z": [ 5241 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5243 ], "Z": [ 5242 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4911 ], "C": [ 164 ], "D": [ 5244 ], "Z": [ 203 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5245 ], "BLUT": [ 5246 ], "C0": [ 174 ], "Z": [ 5244 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1527 ], "C": [ 4783 ], "D": [ 1315 ], "Z": [ 5245 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5247 ], "Z": [ 5246 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4929 ], "C": [ 164 ], "D": [ 5248 ], "Z": [ 221 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5249 ], "BLUT": [ 5250 ], "C0": [ 174 ], "Z": [ 5248 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1545 ], "C": [ 4792 ], "D": [ 1315 ], "Z": [ 5249 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5251 ], "Z": [ 5250 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4923 ], "C": [ 164 ], "D": [ 5252 ], "Z": [ 215 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5253 ], "BLUT": [ 5254 ], "C0": [ 174 ], "Z": [ 5252 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4789 ], "C": [ 1539 ], "D": [ 1315 ], "Z": [ 5253 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5255 ], "Z": [ 5254 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5256 ], "BLUT": [ 5257 ], "C0": [ 174 ], "Z": [ 5171 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1557 ], "C": [ 4798 ], "D": [ 1315 ], "Z": [ 5256 ] } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 5258 ], "Z": [ 5257 ] } }, "u_neuron_memory.u_mem.mem_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4942 ], "LSR": [ 5259 ], "Q": [ 164 ] } }, "u_neuron_memory.u_mem.mem_req_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5165 ], "D": [ 52 ], "Z": [ 5259 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5158 ], "LSR": [ 52 ], "Q": [ 5108 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5161 ], "LSR": [ 52 ], "Q": [ 5109 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5160 ], "LSR": [ 52 ], "Q": [ 5110 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5159 ], "LSR": [ 52 ], "Q": [ 5111 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5155 ], "LSR": [ 52 ], "Q": [ 5112 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5157 ], "LSR": [ 52 ], "Q": [ 5113 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5156 ], "LSR": [ 52 ], "Q": [ 5114 ] } }, "u_neuron_memory.u_mem.rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 162 ], "CLK": [ 2 ], "DI": [ 5162 ], "LSR": [ 52 ], "Q": [ 5115 ] } }, "u_neuron_memory.u_mem.ready_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 58 ], "D": [ 4943 ], "Z": [ 5107 ] } }, "u_neuron_memory.u_mem.ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:55.5-177.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 161 ], "LSR": [ 5260 ], "Q": [ 4943 ] } }, "u_neuron_memory.u_mem.ready_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 160 ], "D": [ 52 ], "Z": [ 5260 ] } }, "u_neuron_memory.u_mem.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5166 ], "LSR": [ "0" ], "Q": [ 5165 ] } }, "u_neuron_memory.u_mem.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5164 ], "LSR": [ "0" ], "Q": [ 160 ] } }, "u_neuron_memory.u_neuron": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:263.7-277.6", "hdlname": "u_neuron_memory u_neuron", "module": "$paramod$18f95495176adabb8b1efa1a4c23d17992af7212\\neuron_parallel", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "neuron_parallel", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:1.1-213.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4538 ], "LSR": [ 5147 ], "Q": [ 4157 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4487 ], "LSR": [ 5147 ], "Q": [ 4159 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4531 ], "LSR": [ 5147 ], "Q": [ 4051 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4544 ], "LSR": [ 5147 ], "Q": [ 4034 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4546 ], "LSR": [ 5147 ], "Q": [ 4025 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4548 ], "LSR": [ 5147 ], "Q": [ 4005 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4493 ], "LSR": [ 5147 ], "Q": [ 4009 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4495 ], "LSR": [ 5147 ], "Q": [ 3998 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4499 ], "LSR": [ 5147 ], "Q": [ 4001 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4533 ], "LSR": [ 5147 ], "Q": [ 4362 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4503 ], "LSR": [ 5147 ], "Q": [ 4379 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4501 ], "LSR": [ 5147 ], "Q": [ 4378 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4497 ], "LSR": [ 5147 ], "Q": [ 4237 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4505 ], "LSR": [ 5147 ], "Q": [ 4395 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4507 ], "LSR": [ 5147 ], "Q": [ 4400 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4509 ], "LSR": [ 5147 ], "Q": [ 4415 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4511 ], "LSR": [ 5147 ], "Q": [ 4414 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4515 ], "LSR": [ 5147 ], "Q": [ 4429 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4517 ], "LSR": [ 5147 ], "Q": [ 4434 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4519 ], "LSR": [ 5147 ], "Q": [ 4446 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4521 ], "LSR": [ 5147 ], "Q": [ 4451 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4523 ], "LSR": [ 5147 ], "Q": [ 4463 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4525 ], "LSR": [ 5147 ], "Q": [ 4468 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4491 ], "LSR": [ 5147 ], "Q": [ 4117 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4527 ], "LSR": [ 5147 ], "Q": [ 4482 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4529 ], "LSR": [ 5147 ], "Q": [ 4483 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4535 ], "LSR": [ 5147 ], "Q": [ 4113 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4537 ], "LSR": [ 5147 ], "Q": [ 4100 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4540 ], "LSR": [ 5147 ], "Q": [ 4091 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4542 ], "LSR": [ 5147 ], "Q": [ 4078 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4489 ], "LSR": [ 5147 ], "Q": [ 4069 ] } }, "u_neuron_memory.u_neuron.acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5145 ], "CLK": [ 2 ], "DI": [ 4513 ], "LSR": [ 5147 ], "Q": [ 4047 ] } }, "u_neuron_memory.u_neuron.busy_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5261 ], "LSR": [ 52 ], "Q": [ 5145 ] } }, "u_neuron_memory.u_neuron.busy_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5145 ], "C": [ 5146 ], "D": [ 4254 ], "Z": [ 5261 ] } }, "u_neuron_memory.u_neuron.done_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4951 ], "C": [ 4952 ], "D": [ 52 ], "Z": [ 5262 ] } }, "u_neuron_memory.u_neuron.done_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4254 ], "LSR": [ 5263 ], "Q": [ 4952 ] } }, "u_neuron_memory.u_neuron.done_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5145 ], "D": [ 52 ], "Z": [ 5263 ] } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5264 ], "CLK": [ 2 ], "DI": [ 5265 ], "LSR": [ 5147 ], "Q": [ 4251 ] } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5264 ], "CLK": [ 2 ], "DI": [ 5266 ], "LSR": [ 5147 ], "Q": [ 4250 ] } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5266 ] } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5145 ], "D": [ 4254 ], "Z": [ 5264 ] } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 4251 ], "Z": [ 5265 ] } }, "u_neuron_memory.u_neuron.u_mac8": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:116.7-121.6", "hdlname": "u_neuron_memory u_neuron u_mac8", "module": "$paramod$24a3a7236073cb7c12a30999f26614228c51a089\\mac8", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac8", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:1.1-117.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5267 ], "A1": [ 5268 ], "A10": [ 5269 ], "A11": [ 5269 ], "A12": [ 5269 ], "A13": [ 5269 ], "A14": [ 5269 ], "A15": [ 5269 ], "A16": [ 5269 ], "A17": [ 5269 ], "A2": [ 5270 ], "A3": [ 5271 ], "A4": [ 5272 ], "A5": [ 5273 ], "A6": [ 5274 ], "A7": [ 5269 ], "A8": [ 5269 ], "A9": [ 5269 ], "B0": [ 5275 ], "B1": [ 5276 ], "B10": [ 5277 ], "B11": [ 5277 ], "B12": [ 5277 ], "B13": [ 5277 ], "B14": [ 5277 ], "B15": [ 5277 ], "B16": [ 5277 ], "B17": [ 5277 ], "B2": [ 5278 ], "B3": [ 5279 ], "B4": [ 5280 ], "B5": [ 5281 ], "B6": [ 5282 ], "B7": [ 5277 ], "B8": [ 5277 ], "B9": [ 5277 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 3932 ], "P1": [ 3933 ], "P10": [ 3965 ], "P11": [ 3966 ], "P12": [ 3972 ], "P13": [ 3973 ], "P14": [ 3979 ], "P15": [ 3980 ], "P16": [ 5283 ], "P17": [ 5284 ], "P18": [ 5285 ], "P19": [ 5286 ], "P2": [ 3937 ], "P20": [ 5287 ], "P21": [ 5288 ], "P22": [ 5289 ], "P23": [ 5290 ], "P24": [ 5291 ], "P25": [ 5292 ], "P26": [ 5293 ], "P27": [ 5294 ], "P28": [ 5295 ], "P29": [ 5296 ], "P3": [ 3938 ], "P30": [ 5297 ], "P31": [ 5298 ], "P32": [ 5299 ], "P33": [ 5300 ], "P34": [ 5301 ], "P35": [ 5302 ], "P4": [ 3944 ], "P5": [ 3945 ], "P6": [ 3951 ], "P7": [ 3952 ], "P8": [ 3958 ], "P9": [ 3959 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5303 ], "A1": [ 5304 ], "A10": [ 5305 ], "A11": [ 5305 ], "A12": [ 5305 ], "A13": [ 5305 ], "A14": [ 5305 ], "A15": [ 5305 ], "A16": [ 5305 ], "A17": [ 5305 ], "A2": [ 5306 ], "A3": [ 5307 ], "A4": [ 5308 ], "A5": [ 5309 ], "A6": [ 5310 ], "A7": [ 5305 ], "A8": [ 5305 ], "A9": [ 5305 ], "B0": [ 5311 ], "B1": [ 5312 ], "B10": [ 5313 ], "B11": [ 5313 ], "B12": [ 5313 ], "B13": [ 5313 ], "B14": [ 5313 ], "B15": [ 5313 ], "B16": [ 5313 ], "B17": [ 5313 ], "B2": [ 5314 ], "B3": [ 5315 ], "B4": [ 5316 ], "B5": [ 5317 ], "B6": [ 5318 ], "B7": [ 5313 ], "B8": [ 5313 ], "B9": [ 5313 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 3930 ], "P1": [ 3931 ], "P10": [ 3963 ], "P11": [ 3964 ], "P12": [ 3970 ], "P13": [ 3971 ], "P14": [ 3977 ], "P15": [ 3978 ], "P16": [ 5319 ], "P17": [ 5320 ], "P18": [ 5321 ], "P19": [ 5322 ], "P2": [ 3935 ], "P20": [ 5323 ], "P21": [ 5324 ], "P22": [ 5325 ], "P23": [ 5326 ], "P24": [ 5327 ], "P25": [ 5328 ], "P26": [ 5329 ], "P27": [ 5330 ], "P28": [ 5331 ], "P29": [ 5332 ], "P3": [ 3936 ], "P30": [ 5333 ], "P31": [ 5334 ], "P32": [ 5335 ], "P33": [ 5336 ], "P34": [ 5337 ], "P35": [ 5338 ], "P4": [ 3942 ], "P5": [ 3943 ], "P6": [ 3949 ], "P7": [ 3950 ], "P8": [ 3956 ], "P9": [ 3957 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5339 ], "A1": [ 5340 ], "A10": [ 5341 ], "A11": [ 5341 ], "A12": [ 5341 ], "A13": [ 5341 ], "A14": [ 5341 ], "A15": [ 5341 ], "A16": [ 5341 ], "A17": [ 5341 ], "A2": [ 5342 ], "A3": [ 5343 ], "A4": [ 5344 ], "A5": [ 5345 ], "A6": [ 5346 ], "A7": [ 5341 ], "A8": [ 5341 ], "A9": [ 5341 ], "B0": [ 5347 ], "B1": [ 5348 ], "B10": [ 5349 ], "B11": [ 5349 ], "B12": [ 5349 ], "B13": [ 5349 ], "B14": [ 5349 ], "B15": [ 5349 ], "B16": [ 5349 ], "B17": [ 5349 ], "B2": [ 5350 ], "B3": [ 5351 ], "B4": [ 5352 ], "B5": [ 5353 ], "B6": [ 5354 ], "B7": [ 5349 ], "B8": [ 5349 ], "B9": [ 5349 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4140 ], "P1": [ 4141 ], "P10": [ 4061 ], "P11": [ 4062 ], "P12": [ 4039 ], "P13": [ 4040 ], "P14": [ 4018 ], "P15": [ 3988 ], "P16": [ 5355 ], "P17": [ 5356 ], "P18": [ 5357 ], "P19": [ 5358 ], "P2": [ 4134 ], "P20": [ 5359 ], "P21": [ 5360 ], "P22": [ 5361 ], "P23": [ 5362 ], "P24": [ 5363 ], "P25": [ 5364 ], "P26": [ 5365 ], "P27": [ 5366 ], "P28": [ 5367 ], "P29": [ 5368 ], "P3": [ 4135 ], "P30": [ 5369 ], "P31": [ 5370 ], "P32": [ 5371 ], "P33": [ 5372 ], "P34": [ 5373 ], "P35": [ 5374 ], "P4": [ 4128 ], "P5": [ 4129 ], "P6": [ 4105 ], "P7": [ 4106 ], "P8": [ 4083 ], "P9": [ 4084 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5375 ], "A1": [ 5376 ], "A10": [ 5377 ], "A11": [ 5377 ], "A12": [ 5377 ], "A13": [ 5377 ], "A14": [ 5377 ], "A15": [ 5377 ], "A16": [ 5377 ], "A17": [ 5377 ], "A2": [ 5378 ], "A3": [ 5379 ], "A4": [ 5380 ], "A5": [ 5381 ], "A6": [ 5382 ], "A7": [ 5377 ], "A8": [ 5377 ], "A9": [ 5377 ], "B0": [ 5383 ], "B1": [ 5384 ], "B10": [ 5385 ], "B11": [ 5385 ], "B12": [ 5385 ], "B13": [ 5385 ], "B14": [ 5385 ], "B15": [ 5385 ], "B16": [ 5385 ], "B17": [ 5385 ], "B2": [ 5386 ], "B3": [ 5387 ], "B4": [ 5388 ], "B5": [ 5389 ], "B6": [ 5390 ], "B7": [ 5385 ], "B8": [ 5385 ], "B9": [ 5385 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4138 ], "P1": [ 4139 ], "P10": [ 4059 ], "P11": [ 4060 ], "P12": [ 4037 ], "P13": [ 4038 ], "P14": [ 4017 ], "P15": [ 3987 ], "P16": [ 5391 ], "P17": [ 5392 ], "P18": [ 5393 ], "P19": [ 5394 ], "P2": [ 4132 ], "P20": [ 5395 ], "P21": [ 5396 ], "P22": [ 5397 ], "P23": [ 5398 ], "P24": [ 5399 ], "P25": [ 5400 ], "P26": [ 5401 ], "P27": [ 5402 ], "P28": [ 5403 ], "P29": [ 5404 ], "P3": [ 4133 ], "P30": [ 5405 ], "P31": [ 5406 ], "P32": [ 5407 ], "P33": [ 5408 ], "P34": [ 5409 ], "P35": [ 5410 ], "P4": [ 4126 ], "P5": [ 4127 ], "P6": [ 4103 ], "P7": [ 4104 ], "P8": [ 4081 ], "P9": [ 4082 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5411 ], "A1": [ 5412 ], "A10": [ 5413 ], "A11": [ 5413 ], "A12": [ 5413 ], "A13": [ 5413 ], "A14": [ 5413 ], "A15": [ 5413 ], "A16": [ 5413 ], "A17": [ 5413 ], "A2": [ 5414 ], "A3": [ 5415 ], "A4": [ 5416 ], "A5": [ 5417 ], "A6": [ 5418 ], "A7": [ 5413 ], "A8": [ 5413 ], "A9": [ 5413 ], "B0": [ 5419 ], "B1": [ 5420 ], "B10": [ 5421 ], "B11": [ 5421 ], "B12": [ 5421 ], "B13": [ 5421 ], "B14": [ 5421 ], "B15": [ 5421 ], "B16": [ 5421 ], "B17": [ 5421 ], "B2": [ 5422 ], "B3": [ 5423 ], "B4": [ 5424 ], "B5": [ 5425 ], "B6": [ 5426 ], "B7": [ 5421 ], "B8": [ 5421 ], "B9": [ 5421 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4152 ], "P1": [ 4153 ], "P10": [ 4190 ], "P11": [ 4191 ], "P12": [ 4195 ], "P13": [ 4196 ], "P14": [ 4200 ], "P15": [ 4201 ], "P16": [ 5427 ], "P17": [ 5428 ], "P18": [ 5429 ], "P19": [ 5430 ], "P2": [ 4163 ], "P20": [ 5431 ], "P21": [ 5432 ], "P22": [ 5433 ], "P23": [ 5434 ], "P24": [ 5435 ], "P25": [ 5436 ], "P26": [ 5437 ], "P27": [ 5438 ], "P28": [ 5439 ], "P29": [ 5440 ], "P3": [ 4164 ], "P30": [ 5441 ], "P31": [ 5442 ], "P32": [ 5443 ], "P33": [ 5444 ], "P34": [ 5445 ], "P35": [ 5446 ], "P4": [ 4175 ], "P5": [ 4176 ], "P6": [ 4180 ], "P7": [ 4181 ], "P8": [ 4185 ], "P9": [ 4186 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5447 ], "A1": [ 5448 ], "A10": [ 5449 ], "A11": [ 5449 ], "A12": [ 5449 ], "A13": [ 5449 ], "A14": [ 5449 ], "A15": [ 5449 ], "A16": [ 5449 ], "A17": [ 5449 ], "A2": [ 5450 ], "A3": [ 5451 ], "A4": [ 5452 ], "A5": [ 5453 ], "A6": [ 5454 ], "A7": [ 5449 ], "A8": [ 5449 ], "A9": [ 5449 ], "B0": [ 5455 ], "B1": [ 5456 ], "B10": [ 5457 ], "B11": [ 5457 ], "B12": [ 5457 ], "B13": [ 5457 ], "B14": [ 5457 ], "B15": [ 5457 ], "B16": [ 5457 ], "B17": [ 5457 ], "B2": [ 5458 ], "B3": [ 5459 ], "B4": [ 5460 ], "B5": [ 5461 ], "B6": [ 5462 ], "B7": [ 5457 ], "B8": [ 5457 ], "B9": [ 5457 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4150 ], "P1": [ 4151 ], "P10": [ 4188 ], "P11": [ 4189 ], "P12": [ 4193 ], "P13": [ 4194 ], "P14": [ 4198 ], "P15": [ 4199 ], "P16": [ 5463 ], "P17": [ 5464 ], "P18": [ 5465 ], "P19": [ 5466 ], "P2": [ 4161 ], "P20": [ 5467 ], "P21": [ 5468 ], "P22": [ 5469 ], "P23": [ 5470 ], "P24": [ 5471 ], "P25": [ 5472 ], "P26": [ 5473 ], "P27": [ 5474 ], "P28": [ 5475 ], "P29": [ 5476 ], "P3": [ 4162 ], "P30": [ 5477 ], "P31": [ 5478 ], "P32": [ 5479 ], "P33": [ 5480 ], "P34": [ 5481 ], "P35": [ 5482 ], "P4": [ 4173 ], "P5": [ 4174 ], "P6": [ 4178 ], "P7": [ 4179 ], "P8": [ 4183 ], "P9": [ 4184 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5483 ], "A1": [ 5484 ], "A10": [ 5485 ], "A11": [ 5485 ], "A12": [ 5485 ], "A13": [ 5485 ], "A14": [ 5485 ], "A15": [ 5485 ], "A16": [ 5485 ], "A17": [ 5485 ], "A2": [ 5486 ], "A3": [ 5487 ], "A4": [ 5488 ], "A5": [ 5489 ], "A6": [ 5490 ], "A7": [ 5485 ], "A8": [ 5485 ], "A9": [ 5485 ], "B0": [ 5491 ], "B1": [ 5492 ], "B10": [ 5493 ], "B11": [ 5493 ], "B12": [ 5493 ], "B13": [ 5493 ], "B14": [ 5493 ], "B15": [ 5493 ], "B16": [ 5493 ], "B17": [ 5493 ], "B2": [ 5494 ], "B3": [ 5495 ], "B4": [ 5496 ], "B5": [ 5497 ], "B6": [ 5498 ], "B7": [ 5493 ], "B8": [ 5493 ], "B9": [ 5493 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4145 ], "P1": [ 4146 ], "P10": [ 4220 ], "P11": [ 4221 ], "P12": [ 4215 ], "P13": [ 4216 ], "P14": [ 4211 ], "P15": [ 4206 ], "P16": [ 5499 ], "P17": [ 5500 ], "P18": [ 5501 ], "P19": [ 5502 ], "P2": [ 4169 ], "P20": [ 5503 ], "P21": [ 5504 ], "P22": [ 5505 ], "P23": [ 5506 ], "P24": [ 5507 ], "P25": [ 5508 ], "P26": [ 5509 ], "P27": [ 5510 ], "P28": [ 5511 ], "P29": [ 5512 ], "P3": [ 4170 ], "P30": [ 5513 ], "P31": [ 5514 ], "P32": [ 5515 ], "P33": [ 5516 ], "P34": [ 5517 ], "P35": [ 5518 ], "P4": [ 4235 ], "P5": [ 4236 ], "P6": [ 4230 ], "P7": [ 4231 ], "P8": [ 4225 ], "P9": [ 4226 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:25.15-42.14", "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac", "module": "$paramod$8392c0aee371eac30cfcd917af9a6c37ac869d3e\\mac_unit", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "mac_unit", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:1.1-23.10" }, "port_directions": { }, "connections": { } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9": { "hide_name": 0, "type": "MULT18X18D", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3" }, "port_directions": { "A0": "input", "A1": "input", "A10": "input", "A11": "input", "A12": "input", "A13": "input", "A14": "input", "A15": "input", "A16": "input", "A17": "input", "A2": "input", "A3": "input", "A4": "input", "A5": "input", "A6": "input", "A7": "input", "A8": "input", "A9": "input", "B0": "input", "B1": "input", "B10": "input", "B11": "input", "B12": "input", "B13": "input", "B14": "input", "B15": "input", "B16": "input", "B17": "input", "B2": "input", "B3": "input", "B4": "input", "B5": "input", "B6": "input", "B7": "input", "B8": "input", "B9": "input", "C0": "input", "C1": "input", "C10": "input", "C11": "input", "C12": "input", "C13": "input", "C14": "input", "C15": "input", "C16": "input", "C17": "input", "C2": "input", "C3": "input", "C4": "input", "C5": "input", "C6": "input", "C7": "input", "C8": "input", "C9": "input", "P0": "output", "P1": "output", "P10": "output", "P11": "output", "P12": "output", "P13": "output", "P14": "output", "P15": "output", "P16": "output", "P17": "output", "P18": "output", "P19": "output", "P2": "output", "P20": "output", "P21": "output", "P22": "output", "P23": "output", "P24": "output", "P25": "output", "P26": "output", "P27": "output", "P28": "output", "P29": "output", "P3": "output", "P30": "output", "P31": "output", "P32": "output", "P33": "output", "P34": "output", "P35": "output", "P4": "output", "P5": "output", "P6": "output", "P7": "output", "P8": "output", "P9": "output", "SIGNEDA": "input", "SIGNEDB": "input", "SOURCEA": "input", "SOURCEB": "input" }, "connections": { "A0": [ 5519 ], "A1": [ 5520 ], "A10": [ 5521 ], "A11": [ 5521 ], "A12": [ 5521 ], "A13": [ 5521 ], "A14": [ 5521 ], "A15": [ 5521 ], "A16": [ 5521 ], "A17": [ 5521 ], "A2": [ 5522 ], "A3": [ 5523 ], "A4": [ 5524 ], "A5": [ 5525 ], "A6": [ 5526 ], "A7": [ 5521 ], "A8": [ 5521 ], "A9": [ 5521 ], "B0": [ 5527 ], "B1": [ 5528 ], "B10": [ 5529 ], "B11": [ 5529 ], "B12": [ 5529 ], "B13": [ 5529 ], "B14": [ 5529 ], "B15": [ 5529 ], "B16": [ 5529 ], "B17": [ 5529 ], "B2": [ 5530 ], "B3": [ 5531 ], "B4": [ 5532 ], "B5": [ 5533 ], "B6": [ 5534 ], "B7": [ 5529 ], "B8": [ 5529 ], "B9": [ 5529 ], "C0": [ "0" ], "C1": [ "0" ], "C10": [ "0" ], "C11": [ "0" ], "C12": [ "0" ], "C13": [ "0" ], "C14": [ "0" ], "C15": [ "0" ], "C16": [ "0" ], "C17": [ "0" ], "C2": [ "0" ], "C3": [ "0" ], "C4": [ "0" ], "C5": [ "0" ], "C6": [ "0" ], "C7": [ "0" ], "C8": [ "0" ], "C9": [ "0" ], "P0": [ 4143 ], "P1": [ 4144 ], "P10": [ 4218 ], "P11": [ 4219 ], "P12": [ 4213 ], "P13": [ 4214 ], "P14": [ 4210 ], "P15": [ 4205 ], "P16": [ 5535 ], "P17": [ 5536 ], "P18": [ 5537 ], "P19": [ 5538 ], "P2": [ 4167 ], "P20": [ 5539 ], "P21": [ 5540 ], "P22": [ 5541 ], "P23": [ 5542 ], "P24": [ 5543 ], "P25": [ 5544 ], "P26": [ 5545 ], "P27": [ 5546 ], "P28": [ 5547 ], "P29": [ 5548 ], "P3": [ 4168 ], "P30": [ 5549 ], "P31": [ 5550 ], "P32": [ 5551 ], "P33": [ 5552 ], "P34": [ 5553 ], "P35": [ 5554 ], "P4": [ 4233 ], "P5": [ 4234 ], "P6": [ 4228 ], "P7": [ 4229 ], "P8": [ 4223 ], "P9": [ 4224 ], "SIGNEDA": [ "1" ], "SIGNEDB": [ "1" ], "SOURCEA": [ "0" ], "SOURCEB": [ "0" ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5555 ], "BLUT": [ 5556 ], "C0": [ 5557 ], "Z": [ 5348 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5558 ], "BLUT": [ 5559 ], "C0": [ 5560 ], "Z": [ 5456 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5561 ], "BLUT": [ 5562 ], "C0": [ 5563 ], "Z": [ 5279 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5564 ], "B": [ 5565 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5561 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5564 ], "B": [ 5565 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5562 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5566 ], "C": [ 5567 ], "D": [ 4251 ], "Z": [ 5563 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5568 ], "BLUT": [ 5569 ], "C0": [ 5570 ], "Z": [ 5460 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5571 ], "B": [ 5572 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5568 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5571 ], "B": [ 5572 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5569 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5573 ], "C": [ 5574 ], "D": [ 4251 ], "Z": [ 5570 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5575 ], "BLUT": [ 5576 ], "C0": [ 5577 ], "Z": [ 5384 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5578 ], "B": [ 5579 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5575 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5578 ], "B": [ 5579 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5576 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5580 ], "C": [ 5581 ], "D": [ 4251 ], "Z": [ 5577 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5582 ], "BLUT": [ 5583 ], "C0": [ 5584 ], "Z": [ 5461 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5585 ], "B": [ 5586 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5582 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5585 ], "B": [ 5586 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5583 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5587 ], "C": [ 5588 ], "D": [ 4251 ], "Z": [ 5584 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5589 ], "BLUT": [ 5590 ], "C0": [ 5591 ], "Z": [ 5277 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5592 ], "B": [ 5593 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5589 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5592 ], "B": [ 5593 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5590 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5594 ], "C": [ 5595 ], "D": [ 4251 ], "Z": [ 5591 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5596 ], "BLUT": [ 5597 ], "C0": [ 5598 ], "Z": [ 5350 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5599 ], "B": [ 5600 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5596 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5599 ], "B": [ 5600 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5597 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5601 ], "C": [ 5602 ], "D": [ 4251 ], "Z": [ 5598 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5603 ], "BLUT": [ 5604 ], "C0": [ 5605 ], "Z": [ 5386 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5606 ], "B": [ 5607 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5603 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5606 ], "B": [ 5607 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5604 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5608 ], "C": [ 5609 ], "D": [ 4251 ], "Z": [ 5605 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5610 ], "BLUT": [ 5611 ], "C0": [ 5612 ], "Z": [ 5462 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5613 ], "B": [ 5614 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5610 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5613 ], "B": [ 5614 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5611 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5615 ], "C": [ 5616 ], "D": [ 4251 ], "Z": [ 5612 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5617 ], "BLUT": [ 5618 ], "C0": [ 5619 ], "Z": [ 5457 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5620 ], "B": [ 5621 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5617 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5620 ], "B": [ 5621 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5618 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5622 ], "C": [ 5623 ], "D": [ 4251 ], "Z": [ 5619 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5624 ], "BLUT": [ 5625 ], "C0": [ 5626 ], "Z": [ 5387 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5627 ], "B": [ 5628 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5624 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5627 ], "B": [ 5628 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5625 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5629 ], "C": [ 5630 ], "D": [ 4251 ], "Z": [ 5626 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5631 ], "B": [ 5632 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5558 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5631 ], "B": [ 5632 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5559 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5633 ], "C": [ 5634 ], "D": [ 4251 ], "Z": [ 5560 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5635 ], "BLUT": [ 5636 ], "C0": [ 5637 ], "Z": [ 5349 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5638 ], "BLUT": [ 5639 ], "C0": [ 5640 ], "Z": [ 5351 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5641 ], "B": [ 5642 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5638 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5641 ], "B": [ 5642 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5639 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5643 ], "C": [ 5644 ], "D": [ 4251 ], "Z": [ 5640 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5645 ], "BLUT": [ 5646 ], "C0": [ 5647 ], "Z": [ 5491 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5648 ], "B": [ 5649 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5645 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5648 ], "B": [ 5649 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5646 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5650 ], "C": [ 5651 ], "D": [ 4251 ], "Z": [ 5647 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5652 ], "BLUT": [ 5653 ], "C0": [ 5654 ], "Z": [ 5318 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5655 ], "B": [ 5656 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5652 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5655 ], "B": [ 5656 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5653 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5657 ], "C": [ 5658 ], "D": [ 4251 ], "Z": [ 5654 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5659 ], "BLUT": [ 5660 ], "C0": [ 5661 ], "Z": [ 5388 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5662 ], "B": [ 5663 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5659 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5662 ], "B": [ 5663 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5660 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5664 ], "C": [ 5665 ], "D": [ 4251 ], "Z": [ 5661 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5666 ], "BLUT": [ 5667 ], "C0": [ 5668 ], "Z": [ 5282 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5669 ], "B": [ 5670 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5666 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5669 ], "B": [ 5670 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5667 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5671 ], "C": [ 5672 ], "D": [ 4251 ], "Z": [ 5668 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5673 ], "BLUT": [ 5674 ], "C0": [ 5675 ], "Z": [ 5492 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5676 ], "B": [ 5677 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5673 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5676 ], "B": [ 5677 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5674 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5678 ], "C": [ 5679 ], "D": [ 4251 ], "Z": [ 5675 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5680 ], "BLUT": [ 5681 ], "C0": [ 5682 ], "Z": [ 5494 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5683 ], "B": [ 5684 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5680 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5683 ], "B": [ 5684 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5681 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5685 ], "C": [ 5686 ], "D": [ 4251 ], "Z": [ 5682 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5687 ], "BLUT": [ 5688 ], "C0": [ 5689 ], "Z": [ 5389 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5690 ], "B": [ 5691 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5687 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5690 ], "B": [ 5691 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5688 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5692 ], "C": [ 5693 ], "D": [ 4251 ], "Z": [ 5689 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5694 ], "BLUT": [ 5695 ], "C0": [ 5696 ], "Z": [ 5495 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5697 ], "B": [ 5698 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5694 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5697 ], "B": [ 5698 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5695 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5699 ], "C": [ 5700 ], "D": [ 4251 ], "Z": [ 5696 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5701 ], "BLUT": [ 5702 ], "C0": [ 5703 ], "Z": [ 5390 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5704 ], "B": [ 5705 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5701 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5704 ], "B": [ 5705 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5702 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5706 ], "C": [ 5707 ], "D": [ 4251 ], "Z": [ 5703 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5708 ], "B": [ 5709 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5635 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5708 ], "B": [ 5709 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5636 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5710 ], "C": [ 5711 ], "D": [ 4251 ], "Z": [ 5637 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5712 ], "BLUT": [ 5713 ], "C0": [ 5714 ], "Z": [ 5317 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5715 ], "BLUT": [ 5716 ], "C0": [ 5717 ], "Z": [ 5276 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5718 ], "B": [ 5719 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5715 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5718 ], "B": [ 5719 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5716 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5720 ], "C": [ 5721 ], "D": [ 4251 ], "Z": [ 5717 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5722 ], "BLUT": [ 5723 ], "C0": [ 5724 ], "Z": [ 5496 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5725 ], "B": [ 5726 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5722 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5725 ], "B": [ 5726 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5723 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5727 ], "C": [ 5728 ], "D": [ 4251 ], "Z": [ 5724 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5729 ], "BLUT": [ 5730 ], "C0": [ 5731 ], "Z": [ 5385 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5732 ], "B": [ 5733 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5729 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5732 ], "B": [ 5733 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5730 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5734 ], "C": [ 5735 ], "D": [ 4251 ], "Z": [ 5731 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5736 ], "BLUT": [ 5737 ], "C0": [ 5738 ], "Z": [ 5313 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5739 ], "B": [ 5740 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5736 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5739 ], "B": [ 5740 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5737 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5741 ], "C": [ 5742 ], "D": [ 4251 ], "Z": [ 5738 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5743 ], "BLUT": [ 5744 ], "C0": [ 5745 ], "Z": [ 5419 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5746 ], "B": [ 5747 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5743 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5746 ], "B": [ 5747 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5744 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5748 ], "C": [ 5749 ], "D": [ 4251 ], "Z": [ 5745 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5750 ], "BLUT": [ 5751 ], "C0": [ 5752 ], "Z": [ 5497 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5753 ], "B": [ 5754 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5750 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5753 ], "B": [ 5754 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5751 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5755 ], "C": [ 5756 ], "D": [ 4251 ], "Z": [ 5752 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5757 ], "BLUT": [ 5758 ], "C0": [ 5759 ], "Z": [ 5315 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5760 ], "B": [ 5761 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5757 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5760 ], "B": [ 5761 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5758 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5762 ], "C": [ 5763 ], "D": [ 4251 ], "Z": [ 5759 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5764 ], "BLUT": [ 5765 ], "C0": [ 5766 ], "Z": [ 5352 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5767 ], "B": [ 5768 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5764 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5767 ], "B": [ 5768 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5765 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5769 ], "C": [ 5770 ], "D": [ 4251 ], "Z": [ 5766 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5771 ], "BLUT": [ 5772 ], "C0": [ 5773 ], "Z": [ 5498 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5774 ], "B": [ 5775 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5771 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5774 ], "B": [ 5775 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5772 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5776 ], "C": [ 5777 ], "D": [ 4251 ], "Z": [ 5773 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5778 ], "BLUT": [ 5779 ], "C0": [ 5780 ], "Z": [ 5311 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5781 ], "B": [ 5782 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5778 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5781 ], "B": [ 5782 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5779 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5783 ], "C": [ 5784 ], "D": [ 4251 ], "Z": [ 5780 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5785 ], "B": [ 5786 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5712 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5785 ], "B": [ 5786 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5713 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5787 ], "C": [ 5788 ], "D": [ 4251 ], "Z": [ 5714 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5789 ], "BLUT": [ 5790 ], "C0": [ 5791 ], "Z": [ 5275 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5792 ], "BLUT": [ 5793 ], "C0": [ 5794 ], "Z": [ 5420 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5795 ], "B": [ 5796 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5792 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5795 ], "B": [ 5796 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5793 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5797 ], "C": [ 5798 ], "D": [ 4251 ], "Z": [ 5794 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5799 ], "BLUT": [ 5800 ], "C0": [ 5801 ], "Z": [ 5493 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5802 ], "B": [ 5803 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5799 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5802 ], "B": [ 5803 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5800 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5804 ], "C": [ 5805 ], "D": [ 4251 ], "Z": [ 5801 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5806 ], "BLUT": [ 5807 ], "C0": [ 5808 ], "Z": [ 5353 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5809 ], "B": [ 5810 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5806 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5809 ], "B": [ 5810 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5807 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5811 ], "C": [ 5812 ], "D": [ 4251 ], "Z": [ 5808 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5813 ], "BLUT": [ 5814 ], "C0": [ 5815 ], "Z": [ 5527 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5816 ], "B": [ 5817 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5813 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5816 ], "B": [ 5817 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5814 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5818 ], "C": [ 5819 ], "D": [ 4251 ], "Z": [ 5815 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5820 ], "BLUT": [ 5821 ], "C0": [ 5822 ], "Z": [ 5316 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5823 ], "B": [ 5824 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5820 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5823 ], "B": [ 5824 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5821 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5825 ], "C": [ 5826 ], "D": [ 4251 ], "Z": [ 5822 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5827 ], "BLUT": [ 5828 ], "C0": [ 5829 ], "Z": [ 5422 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5830 ], "B": [ 5831 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5827 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5830 ], "B": [ 5831 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5828 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5832 ], "C": [ 5833 ], "D": [ 4251 ], "Z": [ 5829 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5834 ], "BLUT": [ 5835 ], "C0": [ 5836 ], "Z": [ 5528 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5837 ], "B": [ 5838 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5834 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5837 ], "B": [ 5838 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5835 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5839 ], "C": [ 5840 ], "D": [ 4251 ], "Z": [ 5836 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5841 ], "BLUT": [ 5842 ], "C0": [ 5843 ], "Z": [ 5423 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5844 ], "B": [ 5845 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5841 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5844 ], "B": [ 5845 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5842 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5846 ], "C": [ 5847 ], "D": [ 4251 ], "Z": [ 5843 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5848 ], "BLUT": [ 5849 ], "C0": [ 5850 ], "Z": [ 5530 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5851 ], "B": [ 5852 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5848 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5851 ], "B": [ 5852 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5849 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5853 ], "C": [ 5854 ], "D": [ 4251 ], "Z": [ 5850 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5855 ], "BLUT": [ 5856 ], "C0": [ 5857 ], "Z": [ 5312 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5858 ], "B": [ 5859 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5855 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5858 ], "B": [ 5859 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5856 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5860 ], "C": [ 5861 ], "D": [ 4251 ], "Z": [ 5857 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5862 ], "B": [ 5863 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5789 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5862 ], "B": [ 5863 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5790 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5864 ], "C": [ 5865 ], "D": [ 4251 ], "Z": [ 5791 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5866 ], "BLUT": [ 5867 ], "C0": [ 5868 ], "Z": [ 5383 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5869 ], "BLUT": [ 5870 ], "C0": [ 5871 ], "Z": [ 5347 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5872 ], "B": [ 5873 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5869 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5872 ], "B": [ 5873 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5870 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5874 ], "C": [ 5875 ], "D": [ 4251 ], "Z": [ 5871 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5876 ], "BLUT": [ 5877 ], "C0": [ 5878 ], "Z": [ 5424 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5879 ], "B": [ 5880 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5876 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5879 ], "B": [ 5880 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5877 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5881 ], "C": [ 5882 ], "D": [ 4251 ], "Z": [ 5878 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5883 ], "BLUT": [ 5884 ], "C0": [ 5885 ], "Z": [ 5531 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5886 ], "B": [ 5887 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5883 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5886 ], "B": [ 5887 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5884 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5888 ], "C": [ 5889 ], "D": [ 4251 ], "Z": [ 5885 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5890 ], "BLUT": [ 5891 ], "C0": [ 5892 ], "Z": [ 5354 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5893 ], "B": [ 5894 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5890 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5893 ], "B": [ 5894 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5891 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5895 ], "C": [ 5896 ], "D": [ 4251 ], "Z": [ 5892 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5897 ], "BLUT": [ 5898 ], "C0": [ 5899 ], "Z": [ 5425 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5900 ], "B": [ 5901 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5897 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5900 ], "B": [ 5901 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5898 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5902 ], "C": [ 5903 ], "D": [ 4251 ], "Z": [ 5899 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5904 ], "BLUT": [ 5905 ], "C0": [ 5906 ], "Z": [ 5278 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5907 ], "B": [ 5908 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5904 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5907 ], "B": [ 5908 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5905 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5909 ], "C": [ 5910 ], "D": [ 4251 ], "Z": [ 5906 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5911 ], "BLUT": [ 5912 ], "C0": [ 5913 ], "Z": [ 5426 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5914 ], "B": [ 5915 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5911 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5914 ], "B": [ 5915 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5912 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5916 ], "C": [ 5917 ], "D": [ 4251 ], "Z": [ 5913 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5918 ], "BLUT": [ 5919 ], "C0": [ 5920 ], "Z": [ 5281 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5921 ], "B": [ 5922 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5918 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5921 ], "B": [ 5922 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5919 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5923 ], "C": [ 5924 ], "D": [ 4251 ], "Z": [ 5920 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5925 ], "BLUT": [ 5926 ], "C0": [ 5927 ], "Z": [ 5532 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5928 ], "B": [ 5929 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5925 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5928 ], "B": [ 5929 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5926 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5930 ], "C": [ 5931 ], "D": [ 4251 ], "Z": [ 5927 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5932 ], "BLUT": [ 5933 ], "C0": [ 5934 ], "Z": [ 5533 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5935 ], "B": [ 5936 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5932 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5935 ], "B": [ 5936 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5933 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5937 ], "C": [ 5938 ], "D": [ 4251 ], "Z": [ 5934 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5939 ], "B": [ 5940 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5866 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5939 ], "B": [ 5940 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5867 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5941 ], "C": [ 5942 ], "D": [ 4251 ], "Z": [ 5868 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5943 ], "BLUT": [ 5944 ], "C0": [ 5945 ], "Z": [ 5458 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5946 ], "BLUT": [ 5947 ], "C0": [ 5948 ], "Z": [ 5534 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5949 ], "B": [ 5950 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5946 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5949 ], "B": [ 5950 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5947 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5951 ], "C": [ 5952 ], "D": [ 4251 ], "Z": [ 5948 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5953 ], "BLUT": [ 5954 ], "C0": [ 5955 ], "Z": [ 5421 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5956 ], "B": [ 5957 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5953 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5956 ], "B": [ 5957 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5954 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5958 ], "C": [ 5959 ], "D": [ 4251 ], "Z": [ 5955 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5960 ], "BLUT": [ 5961 ], "C0": [ 5962 ], "Z": [ 5529 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5963 ], "B": [ 5964 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5960 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5963 ], "B": [ 5964 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5961 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5965 ], "C": [ 5966 ], "D": [ 4251 ], "Z": [ 5962 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5967 ], "BLUT": [ 5968 ], "C0": [ 5969 ], "Z": [ 5455 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5970 ], "B": [ 5971 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5967 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5970 ], "B": [ 5971 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5968 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5972 ], "C": [ 5973 ], "D": [ 4251 ], "Z": [ 5969 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5974 ], "B": [ 5975 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5943 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5974 ], "B": [ 5975 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5944 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5976 ], "C": [ 5977 ], "D": [ 4251 ], "Z": [ 5945 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5978 ], "BLUT": [ 5979 ], "C0": [ 5980 ], "Z": [ 5314 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5981 ], "B": [ 5982 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5978 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5981 ], "B": [ 5982 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5979 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5983 ], "C": [ 5984 ], "D": [ 4251 ], "Z": [ 5980 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5985 ], "BLUT": [ 5986 ], "C0": [ 5987 ], "Z": [ 5280 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5988 ], "B": [ 5989 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5985 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5988 ], "B": [ 5989 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5986 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5990 ], "C": [ 5991 ], "D": [ 4251 ], "Z": [ 5987 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 5992 ], "BLUT": [ 5993 ], "C0": [ 5994 ], "Z": [ 5459 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5995 ], "B": [ 5996 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5992 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5995 ], "B": [ 5996 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5993 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5997 ], "C": [ 5998 ], "D": [ 4251 ], "Z": [ 5994 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5999 ], "B": [ 6000 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5555 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5999 ], "B": [ 6000 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 5556 ] } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6001 ], "C": [ 6002 ], "D": [ 4251 ], "Z": [ 5557 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6003 ], "BLUT": [ 6004 ], "C0": [ 6005 ], "Z": [ 5448 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6006 ], "BLUT": [ 6007 ], "C0": [ 6008 ], "Z": [ 5272 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6009 ], "BLUT": [ 6010 ], "C0": [ 6011 ], "Z": [ 5452 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6012 ], "B": [ 6013 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6009 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6012 ], "B": [ 6013 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6010 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6014 ], "C": [ 6015 ], "D": [ 4251 ], "Z": [ 6011 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6016 ], "BLUT": [ 6017 ], "C0": [ 6018 ], "Z": [ 5309 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6019 ], "B": [ 6020 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6016 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6019 ], "B": [ 6020 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6017 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6021 ], "C": [ 6022 ], "D": [ 4251 ], "Z": [ 6018 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6023 ], "BLUT": [ 6024 ], "C0": [ 6025 ], "Z": [ 5269 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6026 ], "B": [ 6027 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6023 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6026 ], "B": [ 6027 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6024 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6028 ], "C": [ 6029 ], "D": [ 4251 ], "Z": [ 6025 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6030 ], "BLUT": [ 6031 ], "C0": [ 6032 ], "Z": [ 5453 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6033 ], "B": [ 6034 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6030 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6033 ], "B": [ 6034 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6031 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6035 ], "C": [ 6036 ], "D": [ 4251 ], "Z": [ 6032 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6037 ], "BLUT": [ 6038 ], "C0": [ 6039 ], "Z": [ 5454 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6040 ], "B": [ 6041 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6037 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6040 ], "B": [ 6041 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6038 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6042 ], "C": [ 6043 ], "D": [ 4251 ], "Z": [ 6039 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6044 ], "BLUT": [ 6045 ], "C0": [ 6046 ], "Z": [ 5378 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6047 ], "B": [ 6048 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6044 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6047 ], "B": [ 6048 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6045 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6049 ], "C": [ 6050 ], "D": [ 4251 ], "Z": [ 6046 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6051 ], "BLUT": [ 6052 ], "C0": [ 6053 ], "Z": [ 5449 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6054 ], "B": [ 6055 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6051 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6054 ], "B": [ 6055 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6052 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6056 ], "C": [ 6057 ], "D": [ 4251 ], "Z": [ 6053 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6058 ], "BLUT": [ 6059 ], "C0": [ 6060 ], "Z": [ 5379 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6061 ], "B": [ 6062 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6058 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6061 ], "B": [ 6062 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6059 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6063 ], "C": [ 6064 ], "D": [ 4251 ], "Z": [ 6060 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6065 ], "BLUT": [ 6066 ], "C0": [ 6067 ], "Z": [ 5380 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6068 ], "B": [ 6069 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6065 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6068 ], "B": [ 6069 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6066 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6070 ], "C": [ 6071 ], "D": [ 4251 ], "Z": [ 6067 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6072 ], "BLUT": [ 6073 ], "C0": [ 6074 ], "Z": [ 5310 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6075 ], "B": [ 6076 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6072 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6075 ], "B": [ 6076 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6073 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6077 ], "C": [ 6078 ], "D": [ 4251 ], "Z": [ 6074 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6079 ], "B": [ 6080 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6006 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6079 ], "B": [ 6080 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6007 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6081 ], "C": [ 6082 ], "D": [ 4251 ], "Z": [ 6008 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6083 ], "BLUT": [ 6084 ], "C0": [ 6085 ], "Z": [ 5271 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6086 ], "BLUT": [ 6087 ], "C0": [ 6088 ], "Z": [ 5268 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6089 ], "B": [ 6090 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6086 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6089 ], "B": [ 6090 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6087 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6091 ], "C": [ 6092 ], "D": [ 4251 ], "Z": [ 6088 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6093 ], "BLUT": [ 6094 ], "C0": [ 6095 ], "Z": [ 5343 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6096 ], "B": [ 6097 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6093 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6096 ], "B": [ 6097 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6094 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6098 ], "C": [ 6099 ], "D": [ 4251 ], "Z": [ 6095 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6100 ], "BLUT": [ 6101 ], "C0": [ 6102 ], "Z": [ 5303 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6103 ], "B": [ 6104 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6100 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6103 ], "B": [ 6104 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6101 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6105 ], "C": [ 6106 ], "D": [ 4251 ], "Z": [ 6102 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6107 ], "BLUT": [ 6108 ], "C0": [ 6109 ], "Z": [ 5483 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6110 ], "B": [ 6111 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6107 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6110 ], "B": [ 6111 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6108 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6112 ], "C": [ 6113 ], "D": [ 4251 ], "Z": [ 6109 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6114 ], "BLUT": [ 6115 ], "C0": [ 6116 ], "Z": [ 5306 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6117 ], "B": [ 6118 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6114 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6117 ], "B": [ 6118 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6115 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6119 ], "C": [ 6120 ], "D": [ 4251 ], "Z": [ 6116 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6121 ], "BLUT": [ 6122 ], "C0": [ 6123 ], "Z": [ 5381 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6124 ], "B": [ 6125 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6121 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6124 ], "B": [ 6125 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6122 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6126 ], "C": [ 6127 ], "D": [ 4251 ], "Z": [ 6123 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6128 ], "BLUT": [ 6129 ], "C0": [ 6130 ], "Z": [ 5484 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6131 ], "B": [ 6132 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6128 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6131 ], "B": [ 6132 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6129 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6133 ], "C": [ 6134 ], "D": [ 4251 ], "Z": [ 6130 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6135 ], "BLUT": [ 6136 ], "C0": [ 6137 ], "Z": [ 5307 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6138 ], "B": [ 6139 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6135 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6138 ], "B": [ 6139 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6136 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6140 ], "C": [ 6141 ], "D": [ 4251 ], "Z": [ 6137 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6142 ], "BLUT": [ 6143 ], "C0": [ 6144 ], "Z": [ 5486 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6145 ], "B": [ 6146 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6142 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6145 ], "B": [ 6146 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6143 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6147 ], "C": [ 6148 ], "D": [ 4251 ], "Z": [ 6144 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6149 ], "BLUT": [ 6150 ], "C0": [ 6151 ], "Z": [ 5382 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6152 ], "B": [ 6153 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6149 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6152 ], "B": [ 6153 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6150 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6154 ], "C": [ 6155 ], "D": [ 4251 ], "Z": [ 6151 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6156 ], "B": [ 6157 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6083 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6156 ], "B": [ 6157 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6084 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6158 ], "C": [ 6159 ], "D": [ 4251 ], "Z": [ 6085 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6160 ], "BLUT": [ 6161 ], "C0": [ 6162 ], "Z": [ 5450 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6163 ], "BLUT": [ 6164 ], "C0": [ 6165 ], "Z": [ 5487 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6166 ], "B": [ 6167 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6163 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6166 ], "B": [ 6167 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6164 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6168 ], "C": [ 6169 ], "D": [ 4251 ], "Z": [ 6165 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6170 ], "BLUT": [ 6171 ], "C0": [ 6172 ], "Z": [ 5377 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6173 ], "B": [ 6174 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6170 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6173 ], "B": [ 6174 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6171 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6175 ], "C": [ 6176 ], "D": [ 4251 ], "Z": [ 6172 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6177 ], "BLUT": [ 6178 ], "C0": [ 6179 ], "Z": [ 5274 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6180 ], "B": [ 6181 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6177 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6180 ], "B": [ 6181 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6178 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6182 ], "C": [ 6183 ], "D": [ 4251 ], "Z": [ 6179 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6184 ], "BLUT": [ 6185 ], "C0": [ 6186 ], "Z": [ 5488 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6187 ], "B": [ 6188 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6184 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6187 ], "B": [ 6188 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6185 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6189 ], "C": [ 6190 ], "D": [ 4251 ], "Z": [ 6186 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6191 ], "BLUT": [ 6192 ], "C0": [ 6193 ], "Z": [ 5305 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6194 ], "B": [ 6195 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6191 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6194 ], "B": [ 6195 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6192 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6196 ], "C": [ 6197 ], "D": [ 4251 ], "Z": [ 6193 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6198 ], "BLUT": [ 6199 ], "C0": [ 6200 ], "Z": [ 5489 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6201 ], "B": [ 6202 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6198 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6201 ], "B": [ 6202 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6199 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6203 ], "C": [ 6204 ], "D": [ 4251 ], "Z": [ 6200 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6205 ], "BLUT": [ 6206 ], "C0": [ 6207 ], "Z": [ 5344 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6208 ], "B": [ 6209 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6205 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6208 ], "B": [ 6209 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6206 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6210 ], "C": [ 6211 ], "D": [ 4251 ], "Z": [ 6207 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6212 ], "BLUT": [ 6213 ], "C0": [ 6214 ], "Z": [ 5411 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6215 ], "B": [ 6216 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6212 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6215 ], "B": [ 6216 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6213 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6217 ], "C": [ 6218 ], "D": [ 4251 ], "Z": [ 6214 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6219 ], "BLUT": [ 6220 ], "C0": [ 6221 ], "Z": [ 5490 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6222 ], "B": [ 6223 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6219 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6222 ], "B": [ 6223 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6220 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6224 ], "C": [ 6225 ], "D": [ 4251 ], "Z": [ 6221 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6226 ], "BLUT": [ 6227 ], "C0": [ 6228 ], "Z": [ 5412 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6229 ], "B": [ 6230 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6226 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6229 ], "B": [ 6230 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6227 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6231 ], "C": [ 6232 ], "D": [ 4251 ], "Z": [ 6228 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6233 ], "B": [ 6234 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6160 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6233 ], "B": [ 6234 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6161 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6235 ], "C": [ 6236 ], "D": [ 4251 ], "Z": [ 6162 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6237 ], "BLUT": [ 6238 ], "C0": [ 6239 ], "Z": [ 5340 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6240 ], "BLUT": [ 6241 ], "C0": [ 6242 ], "Z": [ 5485 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6243 ], "B": [ 6244 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6240 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6243 ], "B": [ 6244 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6241 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6245 ], "C": [ 6246 ], "D": [ 4251 ], "Z": [ 6242 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6247 ], "BLUT": [ 6248 ], "C0": [ 6249 ], "Z": [ 5273 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6250 ], "B": [ 6251 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6247 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6250 ], "B": [ 6251 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6248 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6252 ], "C": [ 6253 ], "D": [ 4251 ], "Z": [ 6249 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6254 ], "BLUT": [ 6255 ], "C0": [ 6256 ], "Z": [ 5519 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6257 ], "B": [ 6258 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6254 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6257 ], "B": [ 6258 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6255 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6259 ], "C": [ 6260 ], "D": [ 4251 ], "Z": [ 6256 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6261 ], "BLUT": [ 6262 ], "C0": [ 6263 ], "Z": [ 5345 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6264 ], "B": [ 6265 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6261 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6264 ], "B": [ 6265 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6262 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6266 ], "C": [ 6267 ], "D": [ 4251 ], "Z": [ 6263 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6268 ], "BLUT": [ 6269 ], "C0": [ 6270 ], "Z": [ 5414 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6271 ], "B": [ 6272 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6268 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6271 ], "B": [ 6272 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6269 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6273 ], "C": [ 6274 ], "D": [ 4251 ], "Z": [ 6270 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6275 ], "BLUT": [ 6276 ], "C0": [ 6277 ], "Z": [ 5415 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6278 ], "B": [ 6279 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6275 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6278 ], "B": [ 6279 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6276 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6280 ], "C": [ 6281 ], "D": [ 4251 ], "Z": [ 6277 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6282 ], "BLUT": [ 6283 ], "C0": [ 6284 ], "Z": [ 5304 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6285 ], "B": [ 6286 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6282 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6285 ], "B": [ 6286 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6283 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6287 ], "C": [ 6288 ], "D": [ 4251 ], "Z": [ 6284 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6289 ], "BLUT": [ 6290 ], "C0": [ 6291 ], "Z": [ 5520 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6292 ], "B": [ 6293 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6289 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6292 ], "B": [ 6293 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6290 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6294 ], "C": [ 6295 ], "D": [ 4251 ], "Z": [ 6291 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6296 ], "BLUT": [ 6297 ], "C0": [ 6298 ], "Z": [ 5270 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6299 ], "B": [ 6300 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6296 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6299 ], "B": [ 6300 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6297 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6301 ], "C": [ 6302 ], "D": [ 4251 ], "Z": [ 6298 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6303 ], "BLUT": [ 6304 ], "C0": [ 6305 ], "Z": [ 5522 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6306 ], "B": [ 6307 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6303 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6306 ], "B": [ 6307 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6304 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6308 ], "C": [ 6309 ], "D": [ 4251 ], "Z": [ 6305 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6310 ], "B": [ 6311 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6237 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6310 ], "B": [ 6311 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6238 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6312 ], "C": [ 6313 ], "D": [ 4251 ], "Z": [ 6239 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6314 ], "BLUT": [ 6315 ], "C0": [ 6316 ], "Z": [ 5342 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6317 ], "BLUT": [ 6318 ], "C0": [ 6319 ], "Z": [ 5416 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6320 ], "B": [ 6321 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6317 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6320 ], "B": [ 6321 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6318 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6322 ], "C": [ 6323 ], "D": [ 4251 ], "Z": [ 6319 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6324 ], "BLUT": [ 6325 ], "C0": [ 6326 ], "Z": [ 5339 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6327 ], "B": [ 6328 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6324 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6327 ], "B": [ 6328 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6325 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6329 ], "C": [ 6330 ], "D": [ 4251 ], "Z": [ 6326 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6331 ], "BLUT": [ 6332 ], "C0": [ 6333 ], "Z": [ 5417 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6334 ], "B": [ 6335 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6331 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6334 ], "B": [ 6335 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6332 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6336 ], "C": [ 6337 ], "D": [ 4251 ], "Z": [ 6333 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6338 ], "BLUT": [ 6339 ], "C0": [ 6340 ], "Z": [ 5523 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6341 ], "B": [ 6342 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6338 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6341 ], "B": [ 6342 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6339 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6343 ], "C": [ 6344 ], "D": [ 4251 ], "Z": [ 6340 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6345 ], "BLUT": [ 6346 ], "C0": [ 6347 ], "Z": [ 5346 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6348 ], "B": [ 6349 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6345 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6348 ], "B": [ 6349 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6346 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6350 ], "C": [ 6351 ], "D": [ 4251 ], "Z": [ 6347 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6352 ], "BLUT": [ 6353 ], "C0": [ 6354 ], "Z": [ 5524 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6355 ], "B": [ 6356 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6352 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6355 ], "B": [ 6356 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6353 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6357 ], "C": [ 6358 ], "D": [ 4251 ], "Z": [ 6354 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6359 ], "BLUT": [ 6360 ], "C0": [ 6361 ], "Z": [ 5418 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6362 ], "B": [ 6363 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6359 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6362 ], "B": [ 6363 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6360 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6364 ], "C": [ 6365 ], "D": [ 4251 ], "Z": [ 6361 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6366 ], "BLUT": [ 6367 ], "C0": [ 6368 ], "Z": [ 5525 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6369 ], "B": [ 6370 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6366 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6369 ], "B": [ 6370 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6367 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6371 ], "C": [ 6372 ], "D": [ 4251 ], "Z": [ 6368 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6373 ], "BLUT": [ 6374 ], "C0": [ 6375 ], "Z": [ 5413 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6376 ], "B": [ 6377 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6373 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6376 ], "B": [ 6377 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6374 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6378 ], "C": [ 6379 ], "D": [ 4251 ], "Z": [ 6375 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6380 ], "BLUT": [ 6381 ], "C0": [ 6382 ], "Z": [ 5308 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6383 ], "B": [ 6384 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6380 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6383 ], "B": [ 6384 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6381 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6385 ], "C": [ 6386 ], "D": [ 4251 ], "Z": [ 6382 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6387 ], "B": [ 6388 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6314 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6387 ], "B": [ 6388 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6315 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6389 ], "C": [ 6390 ], "D": [ 4251 ], "Z": [ 6316 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6391 ], "BLUT": [ 6392 ], "C0": [ 6393 ], "Z": [ 5375 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6394 ], "BLUT": [ 6395 ], "C0": [ 6396 ], "Z": [ 5447 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6397 ], "B": [ 6398 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6394 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6397 ], "B": [ 6398 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6395 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6399 ], "C": [ 6400 ], "D": [ 4251 ], "Z": [ 6396 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6401 ], "BLUT": [ 6402 ], "C0": [ 6403 ], "Z": [ 5526 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6404 ], "B": [ 6405 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6401 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6404 ], "B": [ 6405 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6402 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6406 ], "C": [ 6407 ], "D": [ 4251 ], "Z": [ 6403 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6408 ], "BLUT": [ 6409 ], "C0": [ 6410 ], "Z": [ 5521 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6411 ], "B": [ 6412 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6408 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6411 ], "B": [ 6412 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6409 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6413 ], "C": [ 6414 ], "D": [ 4251 ], "Z": [ 6410 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6415 ], "BLUT": [ 6416 ], "C0": [ 6417 ], "Z": [ 5341 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6418 ], "B": [ 6419 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6415 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6418 ], "B": [ 6419 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6416 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6420 ], "C": [ 6421 ], "D": [ 4251 ], "Z": [ 6417 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6422 ], "B": [ 6423 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6391 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6422 ], "B": [ 6423 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6392 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6424 ], "C": [ 6425 ], "D": [ 4251 ], "Z": [ 6393 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6426 ], "BLUT": [ 6427 ], "C0": [ 6428 ], "Z": [ 5451 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6429 ], "B": [ 6430 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6426 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6429 ], "B": [ 6430 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6427 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6431 ], "C": [ 6432 ], "D": [ 4251 ], "Z": [ 6428 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6433 ], "BLUT": [ 6434 ], "C0": [ 6435 ], "Z": [ 5267 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6436 ], "B": [ 6437 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6433 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6436 ], "B": [ 6437 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6434 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6438 ], "C": [ 4251 ], "D": [ 6439 ], "Z": [ 6435 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6440 ], "BLUT": [ 6441 ], "C0": [ 6442 ], "Z": [ 5376 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6443 ], "B": [ 6444 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6440 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6443 ], "B": [ 6444 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6441 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6445 ], "C": [ 6446 ], "D": [ 4251 ], "Z": [ 6442 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6447 ], "B": [ 6448 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6003 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6447 ], "B": [ 6448 ], "C": [ 4250 ], "D": [ 4251 ], "Z": [ 6004 ] } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6449 ], "C": [ 6450 ], "D": [ 4251 ], "Z": [ 6005 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4570 ], "LSR": [ 52 ], "Q": [ 6452 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4562 ], "LSR": [ 52 ], "Q": [ 6453 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4577 ], "LSR": [ 52 ], "Q": [ 6454 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4584 ], "LSR": [ 52 ], "Q": [ 6455 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4591 ], "LSR": [ 52 ], "Q": [ 6456 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4567 ], "LSR": [ 52 ], "Q": [ 6457 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4604 ], "LSR": [ 52 ], "Q": [ 6458 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:166.5-211.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6451 ], "CLK": [ 2 ], "DI": [ 4600 ], "LSR": [ 52 ], "Q": [ 6459 ] } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 5145 ], "D": [ 4254 ], "Z": [ 6451 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6460 ], "LSR": [ 52 ], "Q": [ 6461 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6462 ], "LSR": [ 52 ], "Q": [ 6463 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6464 ], "LSR": [ 52 ], "Q": [ 6465 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6466 ], "LSR": [ 52 ], "Q": [ 6467 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6468 ], "LSR": [ 52 ], "Q": [ 6469 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6470 ], "LSR": [ 52 ], "Q": [ 6471 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6472 ], "LSR": [ 52 ], "Q": [ 6473 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6474 ], "LSR": [ 52 ], "Q": [ 6475 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6476 ], "LSR": [ 52 ], "Q": [ 6477 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6478 ], "LSR": [ 52 ], "Q": [ 6479 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6480 ], "LSR": [ 52 ], "Q": [ 6481 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6482 ], "LSR": [ 52 ], "Q": [ 6483 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6484 ], "LSR": [ 52 ], "Q": [ 6485 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6486 ], "LSR": [ 52 ], "Q": [ 6487 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6488 ], "LSR": [ 52 ], "Q": [ 6489 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6490 ], "LSR": [ 52 ], "Q": [ 6491 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6492 ], "LSR": [ 52 ], "Q": [ 6493 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6494 ], "LSR": [ 52 ], "Q": [ 6495 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6496 ], "LSR": [ 52 ], "Q": [ 6497 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6498 ], "LSR": [ 52 ], "Q": [ 6499 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6500 ], "LSR": [ 52 ], "Q": [ 6501 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6502 ], "LSR": [ 52 ], "Q": [ 6503 ] } }, "u_neuron_memory.w_group_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:283.5-497.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4955 ], "CLK": [ 2 ], "DI": [ 6504 ], "LSR": [ 52 ], "Q": [ 6505 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5865 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5721 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5910 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5567 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5991 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5924 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5672 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6506 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5595 ] } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4950 ], "Z": [ 6506 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5874 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6001 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5601 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5643 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5769 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5811 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5895 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6508 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5710 ] } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4950 ], "Z": [ 6508 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5941 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5580 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5608 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5629 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5664 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5692 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5706 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6510 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5734 ] } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4950 ], "Z": [ 6510 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5748 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5797 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5832 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5846 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5881 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5902 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5916 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6511 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5958 ] } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4950 ], "Z": [ 6511 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5972 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5633 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5976 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5997 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5573 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5587 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5615 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6513 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5622 ] } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4950 ], "Z": [ 6513 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5650 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5678 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5685 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5699 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5727 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5755 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5776 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6514 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5804 ] } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4950 ], "Z": [ 6514 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5818 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5839 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5853 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5888 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5930 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5937 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5951 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6515 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5965 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4950 ], "Z": [ 6515 ] } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6512 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5863 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5719 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5908 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5565 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5989 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5922 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5670 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6516 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5593 ] } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4950 ], "Z": [ 6516 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5782 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5859 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5982 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5761 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5824 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5786 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5656 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6518 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5740 ] } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4950 ], "Z": [ 6518 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5873 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6000 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5600 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5642 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5768 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5810 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5894 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6519 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5709 ] } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4950 ], "Z": [ 6519 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5940 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5579 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5607 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5628 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5663 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5691 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5705 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6520 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5733 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4950 ], "Z": [ 6520 ] } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6517 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5784 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5861 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5984 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5763 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5826 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5788 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5658 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6521 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5742 ] } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4950 ], "Z": [ 6521 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5747 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5796 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5831 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5845 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5880 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5901 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5915 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6522 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5957 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4950 ], "Z": [ 6522 ] } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6523 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5971 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5632 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5975 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5996 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5572 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5586 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5614 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6524 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5621 ] } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4950 ], "Z": [ 6524 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5649 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5677 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5684 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5698 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5726 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5754 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5775 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6525 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5803 ] } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4950 ], "Z": [ 6525 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5817 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5838 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5852 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5887 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5929 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5936 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5950 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6526 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5964 ] } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4950 ], "Z": [ 6526 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5862 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5718 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5907 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5564 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5988 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5921 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5669 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6527 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5592 ] } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4950 ], "Z": [ 6527 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5781 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5858 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5981 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5760 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5823 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5785 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5655 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6529 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5739 ] } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4950 ], "Z": [ 6529 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5872 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5999 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5599 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5641 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5767 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5809 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5893 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6530 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5708 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4950 ], "Z": [ 6530 ] } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6528 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5939 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5578 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5606 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5627 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5662 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5690 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5704 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6531 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5732 ] } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4950 ], "Z": [ 6531 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5746 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5795 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5830 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5844 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5879 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5900 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5914 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6532 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5956 ] } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4950 ], "Z": [ 6532 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5970 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5631 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5974 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5995 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5571 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5585 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5613 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6534 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5620 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4950 ], "Z": [ 6534 ] } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6533 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5875 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6002 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5602 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5644 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5770 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5812 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5896 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6535 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5711 ] } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4950 ], "Z": [ 6535 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5648 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5676 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5683 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5697 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5725 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5753 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5774 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6536 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5802 ] } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4950 ], "Z": [ 6536 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5816 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5837 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5851 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5886 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5928 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5935 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5949 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6537 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5963 ] } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4950 ], "Z": [ 6537 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5942 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5581 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5609 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5630 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5665 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5693 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5707 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6538 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5735 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4950 ], "Z": [ 6538 ] } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6507 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5749 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5798 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5833 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5847 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5882 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5903 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5917 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6539 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5959 ] } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4950 ], "Z": [ 6539 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5973 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5634 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5977 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5998 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5574 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5588 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5616 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6541 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5623 ] } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4950 ], "Z": [ 6541 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5651 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5679 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5686 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5700 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5728 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5756 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5777 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6542 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5805 ] } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4950 ], "Z": [ 6542 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5819 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5840 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5854 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5889 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5931 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5938 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5952 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6543 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5966 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4950 ], "Z": [ 6543 ] } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6540 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5864 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5720 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5909 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5566 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5990 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5923 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5671 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6544 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5594 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4950 ], "Z": [ 6544 ] } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5131 ], "C": [ 5129 ], "D": [ 5127 ], "Z": [ 6509 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 5783 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 5860 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 5983 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 5762 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 5825 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 5787 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 5657 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6545 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 5741 ] } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4950 ], "Z": [ 6545 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6439 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6092 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6302 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6159 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6082 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6253 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6183 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6546 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6029 ] } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4949 ], "Z": [ 6546 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6329 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6312 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6389 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6098 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6210 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6266 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6350 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6547 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6420 ] } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4949 ], "Z": [ 6547 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6424 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6445 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6049 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6063 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6070 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6126 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6154 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6548 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6175 ] } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4949 ], "Z": [ 6548 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6217 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6231 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6273 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6280 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6322 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6336 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6364 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6549 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6378 ] } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4949 ], "Z": [ 6549 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6399 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6449 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6235 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6431 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6014 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6035 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6042 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6550 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6056 ] } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4949 ], "Z": [ 6550 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6112 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6133 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6147 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6168 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6189 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6203 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6224 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6551 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6245 ] } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4949 ], "Z": [ 6551 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6259 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6294 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6308 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6343 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6357 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6371 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6406 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6552 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6413 ] } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6512 ], "D": [ 4949 ], "Z": [ 6552 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6437 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6090 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6300 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6157 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6080 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6251 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6181 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6553 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6027 ] } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4949 ], "Z": [ 6553 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6104 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6286 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6118 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6139 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6384 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6020 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6076 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6554 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6195 ] } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4949 ], "Z": [ 6554 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6328 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6311 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6388 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6097 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6209 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6265 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6349 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6555 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6419 ] } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4949 ], "Z": [ 6555 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6423 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6444 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6048 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6062 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6069 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6125 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6153 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6556 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6174 ] } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6517 ], "D": [ 4949 ], "Z": [ 6556 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6106 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6288 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6120 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6141 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6386 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6022 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6078 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6557 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6197 ] } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4949 ], "Z": [ 6557 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6216 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6230 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6272 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6279 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6321 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6335 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6363 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6558 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6377 ] } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4949 ], "Z": [ 6558 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6398 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6448 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6234 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6430 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6013 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6034 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6041 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6559 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6055 ] } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4949 ], "Z": [ 6559 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6111 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6132 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6146 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6167 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6188 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6202 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6223 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6560 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6244 ] } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4949 ], "Z": [ 6560 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6258 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6293 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6307 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6342 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6356 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6370 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6405 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6561 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6412 ] } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6523 ], "D": [ 4949 ], "Z": [ 6561 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6436 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6089 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6299 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6156 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6079 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6250 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6180 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6562 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6026 ] } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4949 ], "Z": [ 6562 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6103 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6285 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6117 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6138 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6383 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6019 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6075 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6563 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6194 ] } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4949 ], "Z": [ 6563 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6327 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6310 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6387 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6096 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6208 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6264 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6348 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6564 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6418 ] } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4949 ], "Z": [ 6564 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6422 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6443 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6047 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6061 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6068 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6124 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6152 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6565 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6173 ] } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6528 ], "D": [ 4949 ], "Z": [ 6565 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6215 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6229 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6271 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6278 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6320 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6334 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6362 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6566 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6376 ] } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4949 ], "Z": [ 6566 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6397 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6447 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6233 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6429 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6012 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6033 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6040 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6567 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6054 ] } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4949 ], "Z": [ 6567 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6330 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6313 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6390 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6099 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6211 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6267 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6351 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6568 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6421 ] } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4949 ], "Z": [ 6568 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6110 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6131 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6145 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6166 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6187 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6201 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6222 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6569 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6243 ] } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4949 ], "Z": [ 6569 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6257 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6292 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6306 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6341 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6355 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6369 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6404 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6570 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6411 ] } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6533 ], "D": [ 4949 ], "Z": [ 6570 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6425 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6446 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6050 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6064 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6071 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6127 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6155 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6571 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6176 ] } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6507 ], "D": [ 4949 ], "Z": [ 6571 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6218 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6232 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6274 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6281 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6323 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6337 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6365 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6572 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6379 ] } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4949 ], "Z": [ 6572 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6400 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6450 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6236 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6432 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6015 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6036 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6043 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6573 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6057 ] } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4949 ], "Z": [ 6573 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6113 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6134 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6148 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6169 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6190 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6204 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6225 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6574 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6246 ] } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4949 ], "Z": [ 6574 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6260 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6295 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6309 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6344 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6358 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6372 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6407 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6575 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6414 ] } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6540 ], "D": [ 4949 ], "Z": [ 6575 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6438 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6091 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6301 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6158 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6081 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6252 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6182 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6576 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6028 ] } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4949 ], "Z": [ 6576 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5108 ], "LSR": [ "0" ], "Q": [ 6105 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5109 ], "LSR": [ "0" ], "Q": [ 6287 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5110 ], "LSR": [ "0" ], "Q": [ 6119 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5111 ], "LSR": [ "0" ], "Q": [ 6140 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5112 ], "LSR": [ "0" ], "Q": [ 6385 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5113 ], "LSR": [ "0" ], "Q": [ 6021 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5114 ], "LSR": [ "0" ], "Q": [ 6077 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6577 ], "CLK": [ 2 ], "DI": [ 5115 ], "LSR": [ "0" ], "Q": [ 6196 ] } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5125 ], "B": [ 5123 ], "C": [ 6509 ], "D": [ 4949 ], "Z": [ 6577 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6458 ], "LSR": [ 52 ], "Q": [ 4803 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6459 ], "LSR": [ 52 ], "Q": [ 4801 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6452 ], "LSR": [ 52 ], "Q": [ 4799 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6453 ], "LSR": [ 52 ], "Q": [ 4813 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6454 ], "LSR": [ 52 ], "Q": [ 4811 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6455 ], "LSR": [ 52 ], "Q": [ 4809 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6456 ], "LSR": [ 52 ], "Q": [ 4807 ] } }, "u_neuron_memory.y_reg[0]_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 5262 ], "CLK": [ 2 ], "DI": [ 6457 ], "LSR": [ 52 ], "Q": [ 4805 ] } }, "u_psram_ctrl": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:427.7-439.6", "module": "$paramod$9788b34e98bdf67d8ea3118da70785469fb65f06\\psram_controller", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "psram_controller", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:1.1-422.10" }, "port_directions": { }, "connections": { } }, "u_psram_ctrl.counter_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6578 ], "LSR": [ 3 ], "Q": [ 6579 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6580 ], "LSR": [ 3 ], "Q": [ 6581 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6582 ], "LSR": [ 3 ], "Q": [ 6583 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6584 ], "LSR": [ 3 ], "Q": [ 6585 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6586 ], "LSR": [ 3 ], "Q": [ 6587 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6588 ], "LSR": [ 3 ], "Q": [ 6589 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6590 ], "LSR": [ 3 ], "Q": [ 6591 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6592 ], "LSR": [ 3 ], "Q": [ 6593 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6594 ], "LSR": [ 3 ], "Q": [ 6595 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6596 ], "LSR": [ 3 ], "Q": [ 6597 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6598 ], "LSR": [ 3 ], "Q": [ 6599 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6600 ], "LSR": [ 3 ], "Q": [ 6601 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6602 ], "LSR": [ 3 ], "Q": [ 6603 ] } }, "u_psram_ctrl.counter_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4853 ], "CLK": [ 2 ], "DI": [ 6604 ], "LSR": [ 3 ], "Q": [ 6605 ] } }, "u_psram_ctrl.dq_oe_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6606 ], "LSR": [ 6607 ], "Q": [ 111 ] } }, "u_psram_ctrl.dq_oe_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6608 ], "D": [ 4874 ], "Z": [ 6606 ] } }, "u_psram_ctrl.dq_oe_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6608 ], "D": [ 4850 ], "Z": [ 6607 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4858 ], "LSR": [ 3 ], "Q": [ 112 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4865 ], "LSR": [ 3 ], "Q": [ 119 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4860 ], "LSR": [ 3 ], "Q": [ 114 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4861 ], "LSR": [ 3 ], "Q": [ 115 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4862 ], "LSR": [ 3 ], "Q": [ 116 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4863 ], "LSR": [ 3 ], "Q": [ 117 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4864 ], "LSR": [ 3 ], "Q": [ 118 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4857 ], "LSR": [ 3 ], "Q": [ 110 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4866 ], "LSR": [ 3 ], "Q": [ 120 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4867 ], "LSR": [ 3 ], "Q": [ 121 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4868 ], "LSR": [ 3 ], "Q": [ 122 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4869 ], "LSR": [ 3 ], "Q": [ 123 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4870 ], "LSR": [ 3 ], "Q": [ 124 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4871 ], "LSR": [ 3 ], "Q": [ 125 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4872 ], "LSR": [ 3 ], "Q": [ 126 ] } }, "u_psram_ctrl.dq_out_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4874 ], "CLK": [ 2 ], "DI": [ 4859 ], "LSR": [ 3 ], "Q": [ 113 ] } }, "u_psram_ctrl.lb_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6608 ], "C": [ 6609 ], "D": [ 6610 ], "Z": [ 6611 ] } }, "u_psram_ctrl.lb_reg_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4850 ], "B": [ 4849 ], "C": [ 6611 ], "D": [ 6612 ], "Z": [ 6613 ] } }, "u_psram_ctrl.lb_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6614 ], "CLK": [ 2 ], "DI": [ 6615 ], "LSR": [ 3 ], "Q": [ 6610 ] } }, "u_psram_ctrl.lb_reg_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4850 ], "D": [ 4849 ], "Z": [ 6615 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 30 ], "LSR": [ 3 ], "Q": [ 4876 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 31 ], "LSR": [ 3 ], "Q": [ 4877 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 40 ], "LSR": [ 3 ], "Q": [ 4878 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 41 ], "LSR": [ 3 ], "Q": [ 4879 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 42 ], "LSR": [ 3 ], "Q": [ 4880 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 43 ], "LSR": [ 3 ], "Q": [ 4881 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 44 ], "LSR": [ 3 ], "Q": [ 4882 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 45 ], "LSR": [ 3 ], "Q": [ 4883 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 32 ], "LSR": [ 3 ], "Q": [ 4884 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 33 ], "LSR": [ 3 ], "Q": [ 4885 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 34 ], "LSR": [ 3 ], "Q": [ 4886 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 35 ], "LSR": [ 3 ], "Q": [ 4887 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 36 ], "LSR": [ 3 ], "Q": [ 4888 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 37 ], "LSR": [ 3 ], "Q": [ 4889 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 38 ], "LSR": [ 3 ], "Q": [ 4890 ] } }, "u_psram_ctrl.mem_rdata_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6616 ], "CLK": [ 2 ], "DI": [ 39 ], "LSR": [ 3 ], "Q": [ 4891 ] } }, "u_psram_ctrl.mem_ready_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3432 ], "C": [ 4873 ], "D": [ 3433 ], "Z": [ 4875 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6617 ], "LSR": [ 6618 ], "Q": [ 3433 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4851 ], "D": [ 6616 ], "Z": [ 6617 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4850 ], "B": [ 6619 ], "C": [ 4852 ], "D": [ 6620 ], "Z": [ 6621 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6619 ], "D": [ 6620 ], "Z": [ 6622 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6608 ], "C": [ 6609 ], "D": [ 6622 ], "Z": [ 6623 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 6622 ], "Z": [ 6624 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011110100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 6609 ], "C": [ 6625 ], "D": [ 6626 ], "Z": [ 6627 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 6608 ], "C": [ 4874 ], "D": [ 6626 ], "Z": [ 6628 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6621 ], "D": [ 6617 ], "Z": [ 6629 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 4850 ], "C": [ 4873 ], "D": [ 4852 ], "Z": [ 6625 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6599 ], "B1": [ 6601 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6630 ], "COUT": [ 6631 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6632 ], "S1": [ 6633 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6595 ], "B1": [ 6597 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6634 ], "COUT": [ 6630 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6635 ], "S1": [ 6636 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6591 ], "B1": [ 6593 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6637 ], "COUT": [ 6634 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6638 ], "S1": [ 6639 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 6626 ], "Z": [ 6640 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6603 ], "B1": [ 6605 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6631 ], "COUT": [ 6641 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6642 ], "S1": [ 6643 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6633 ], "D": [ 6623 ], "Z": [ 6600 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6579 ], "D": [ 6619 ], "Z": [ 6578 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 6635 ], "Z": [ 6594 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6636 ], "D": [ 6623 ], "Z": [ 6596 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6644 ], "D": [ 6623 ], "Z": [ 6584 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_11_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6583 ], "B1": [ 6585 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6641 ], "COUT": [ 6645 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6646 ], "S1": [ 6644 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 6639 ], "Z": [ 6592 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 6642 ], "Z": [ 6602 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6638 ], "D": [ 6640 ], "Z": [ 6590 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6643 ], "D": [ 6623 ], "Z": [ 6604 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 6647 ], "Z": [ 6586 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6648 ], "D": [ 6623 ], "Z": [ 6588 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_6_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6587 ], "B1": [ 6589 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6645 ], "COUT": [ 6649 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6647 ], "S1": [ 6648 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6650 ], "D": [ 6640 ], "Z": [ 6580 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_7_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 6579 ], "B1": [ 6581 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 6637 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6651 ], "S1": [ 6650 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6632 ], "D": [ 6623 ], "Z": [ 6598 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6646 ], "D": [ 6623 ], "Z": [ 6582 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6597 ], "B": [ 6591 ], "C": [ 6652 ], "D": [ 6653 ], "Z": [ 6620 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6595 ], "B": [ 6593 ], "C": [ 6581 ], "D": [ 6579 ], "Z": [ 6652 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6654 ], "BLUT": [ 6655 ], "C0": [ 6656 ], "Z": [ 6653 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6605 ], "B": [ 6603 ], "C": [ 6601 ], "D": [ 6599 ], "Z": [ 6654 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 6655 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6589 ], "B": [ 6587 ], "C": [ 6585 ], "D": [ 6583 ], "Z": [ 6656 ] } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6609 ], "D": [ 4851 ], "Z": [ 6618 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4827 ], "LSR": [ 3 ], "Q": [ 8 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4839 ], "LSR": [ 3 ], "Q": [ 10 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4829 ], "LSR": [ 3 ], "Q": [ 18 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4830 ], "LSR": [ 3 ], "Q": [ 19 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4831 ], "LSR": [ 3 ], "Q": [ 20 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4832 ], "LSR": [ 3 ], "Q": [ 21 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4833 ], "LSR": [ 3 ], "Q": [ 22 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4834 ], "LSR": [ 3 ], "Q": [ 23 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4835 ], "LSR": [ 3 ], "Q": [ 24 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4836 ], "LSR": [ 3 ], "Q": [ 25 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4837 ], "LSR": [ 3 ], "Q": [ 26 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4838 ], "LSR": [ 3 ], "Q": [ 27 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4828 ], "LSR": [ 3 ], "Q": [ 9 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4840 ], "LSR": [ 3 ], "Q": [ 28 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4841 ], "LSR": [ 3 ], "Q": [ 29 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4842 ], "LSR": [ 3 ], "Q": [ 11 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4843 ], "LSR": [ 3 ], "Q": [ 12 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4844 ], "LSR": [ 3 ], "Q": [ 13 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4845 ], "LSR": [ 3 ], "Q": [ 14 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4846 ], "LSR": [ 3 ], "Q": [ 15 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4847 ], "LSR": [ 3 ], "Q": [ 16 ] } }, "u_psram_ctrl.psram_a_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 4854 ], "CLK": [ 2 ], "DI": [ 4848 ], "LSR": [ 3 ], "Q": [ 17 ] } }, "u_psram_ctrl.psram_ce_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6612 ], "LSR": [ 6657 ], "Q": [ 46 ] } }, "u_psram_ctrl.psram_lb_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6613 ], "LSR": [ 6657 ], "Q": [ 49 ] } }, "u_psram_ctrl.psram_oe_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6658 ], "LSR": [ 6659 ], "Q": [ 47 ] } }, "u_psram_ctrl.psram_oe_n_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4850 ], "B": [ 4873 ], "C": [ 4852 ], "D": [ 6616 ], "Z": [ 6658 ] } }, "u_psram_ctrl.psram_oe_n_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 4850 ], "D": [ 6609 ], "Z": [ 6659 ] } }, "u_psram_ctrl.psram_ub_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6660 ], "LSR": [ 6657 ], "Q": [ 50 ] } }, "u_psram_ctrl.psram_ub_n_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4850 ], "B": [ 4856 ], "C": [ 6661 ], "D": [ 6612 ], "Z": [ 6660 ] } }, "u_psram_ctrl.psram_ub_n_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6609 ], "D": [ 6607 ], "Z": [ 6657 ] } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6662 ], "LSR": [ 6607 ], "Q": [ 48 ] } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6663 ], "BLUT": [ 6664 ], "C0": [ 6626 ], "Z": [ 6662 ] } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 4850 ], "C": [ 4873 ], "D": [ 4852 ], "Z": [ 6663 ] } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4850 ], "C": [ 4873 ], "D": [ 4852 ], "Z": [ 6664 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6665 ], "LSR": [ "0" ], "Q": [ 4851 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6624 ], "LSR": [ "0" ], "Q": [ 6619 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6627 ], "LSR": [ "0" ], "Q": [ 6609 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6629 ], "LSR": [ "0" ], "Q": [ 4850 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6628 ], "LSR": [ "0" ], "Q": [ 6608 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6608 ], "D": [ 6626 ], "Z": [ 6665 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6609 ], "D": [ 6626 ], "Z": [ 6616 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6597 ], "B": [ 6591 ], "C": [ 6666 ], "D": [ 6667 ], "Z": [ 6626 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6595 ], "B": [ 6593 ], "C": [ 6581 ], "D": [ 6579 ], "Z": [ 6666 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6668 ], "BLUT": [ 6669 ], "C0": [ 6670 ], "Z": [ 6667 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6605 ], "B": [ 6603 ], "C": [ 6601 ], "D": [ 6599 ], "Z": [ 6668 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 6669 ] } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6589 ], "B": [ 6587 ], "C": [ 6585 ], "D": [ 6583 ], "Z": [ 6670 ] } }, "u_psram_ctrl.ub_reg_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6608 ], "C": [ 6609 ], "D": [ 6671 ], "Z": [ 6661 ] } }, "u_psram_ctrl.ub_reg_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4850 ], "C": [ 4852 ], "D": [ 6616 ], "Z": [ 6612 ] } }, "u_psram_ctrl.ub_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:99.5-420.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6614 ], "CLK": [ 2 ], "DI": [ 6672 ], "LSR": [ 3 ], "Q": [ 6671 ] } }, "u_psram_ctrl.ub_reg_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6608 ], "B": [ 6609 ], "C": [ 6619 ], "D": [ 4853 ], "Z": [ 6614 ] } }, "u_psram_ctrl.ub_reg_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4850 ], "D": [ 4856 ], "Z": [ 6672 ] } }, "u_spi_engine": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:131.7-158.6", "module": "$paramod$27eed3c1dcb70aef7656a7ffb04c90811c462e88\\spi_engine", "module_dynports": "00000000000000000000000000000001", "module_hdlname": "spi_engine", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:34.1-737.10" }, "port_directions": { }, "connections": { } }, "u_spi_engine.activation_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6673 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 3908 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6673 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 3906 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6675 ], "D": [ 6676 ], "Z": [ 6673 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 99 ], "B": [ 100 ], "C": [ 6675 ], "D": [ 66 ], "Z": [ 6677 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6675 ], "D": [ 102 ], "Z": [ 6678 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 63 ], "C": [ 64 ], "D": [ 101 ], "Z": [ 6675 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 104 ], "D": [ 6676 ], "Z": [ 6679 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 63 ], "B": [ 64 ], "C": [ 101 ], "D": [ 6676 ], "Z": [ 6680 ] } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 99 ], "C": [ 100 ], "D": [ 66 ], "Z": [ 6676 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6682 ], "LSR": [ 3 ], "Q": [ 6683 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6684 ], "LSR": [ 3 ], "Q": [ 6685 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6686 ], "LSR": [ 3 ], "Q": [ 6687 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6688 ], "LSR": [ 3 ], "Q": [ 6689 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6690 ], "LSR": [ 3 ], "Q": [ 6691 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6692 ], "LSR": [ 3 ], "Q": [ 6693 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6694 ], "LSR": [ 3 ], "Q": [ 6695 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6696 ], "LSR": [ 3 ], "Q": [ 6697 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6698 ], "LSR": [ 3 ], "Q": [ 6699 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6700 ], "LSR": [ 3 ], "Q": [ 6701 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6702 ], "LSR": [ 3 ], "Q": [ 6703 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6704 ], "LSR": [ 3 ], "Q": [ 6705 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6706 ], "LSR": [ 3 ], "Q": [ 6707 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6708 ], "LSR": [ 3 ], "Q": [ 6709 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6681 ], "CLK": [ 2 ], "DI": [ 6710 ], "LSR": [ 3 ], "Q": [ 6711 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 62 ], "Z": [ 6682 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6703 ], "D": [ 75 ], "Z": [ 6692 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6712 ], "Z": [ 6698 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6713 ], "D": [ 75 ], "Z": [ 6702 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6714 ], "D": [ 75 ], "Z": [ 6704 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6699 ], "Z": [ 6688 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6715 ], "D": [ 75 ], "Z": [ 6706 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6705 ], "D": [ 75 ], "Z": [ 6694 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6697 ], "Z": [ 6686 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6716 ], "D": [ 75 ], "Z": [ 6700 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6683 ], "Z": [ 6708 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6701 ], "Z": [ 6690 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6685 ], "Z": [ 6710 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6674 ], "Z": [ 6684 ] } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6717 ], "Z": [ 6696 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 5073 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 5042 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 5080 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 5084 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 5089 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 5093 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 5098 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 5102 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 5105 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 5011 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 5018 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 5022 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 5048 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 5027 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 5031 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 5036 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 5052 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 5057 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 5065 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 5070 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 5106 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 5058 ] } }, "u_spi_engine.bias_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6679 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 5074 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 1852 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 1853 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 1827 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 1828 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 1822 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 1823 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 1816 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 1817 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 1877 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 1878 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 1882 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 1883 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 1847 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 1887 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 1888 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 1892 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 1848 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 1842 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 1843 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 1837 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 1838 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 1832 ] } }, "u_spi_engine.buf_a_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 69 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 1833 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 3503 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 3505 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 3539 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 3540 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 3546 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 3547 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 3553 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 3554 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 3560 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 3561 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 3567 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 3568 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 3511 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 3574 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 3575 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 3580 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 3512 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 3518 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 3519 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 3525 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 3526 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 3532 ] } }, "u_spi_engine.buf_b_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6678 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 3533 ] } }, "u_spi_engine.busy_all_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 1086 ], "Z": [ 6718 ] } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6719 ], "CLK": [ 2 ], "DI": [ 6720 ], "LSR": [ 3 ], "Q": [ 73 ] } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6719 ], "CLK": [ 2 ], "DI": [ 6721 ], "LSR": [ 3 ], "Q": [ 71 ] } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 75 ], "C": [ 6722 ], "D": [ 85 ], "Z": [ 6719 ] } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 83 ], "C": [ 73 ], "D": [ 78 ], "Z": [ 6720 ] } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 75 ], "C": [ 71 ], "D": [ 73 ], "Z": [ 6721 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6723 ], "LSR": [ 3 ], "Q": [ 6724 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6725 ], "LSR": [ 3 ], "Q": [ 6726 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6727 ], "LSR": [ 3 ], "Q": [ 6728 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6729 ], "LSR": [ 3 ], "Q": [ 6730 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6731 ], "LSR": [ 3 ], "Q": [ 6732 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6733 ], "LSR": [ 3 ], "Q": [ 6734 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6735 ], "LSR": [ 3 ], "Q": [ 6736 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6737 ], "LSR": [ 3 ], "Q": [ 6738 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6739 ], "LSR": [ 3 ], "Q": [ 6740 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6741 ], "LSR": [ 3 ], "Q": [ 6742 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6743 ], "LSR": [ 3 ], "Q": [ 6744 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6745 ], "LSR": [ 3 ], "Q": [ 6746 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6747 ], "LSR": [ 3 ], "Q": [ 6748 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6749 ], "LSR": [ 3 ], "Q": [ 6750 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6751 ], "LSR": [ 3 ], "Q": [ 6752 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6753 ], "LSR": [ 3 ], "Q": [ 6754 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6755 ], "LSR": [ 3 ], "Q": [ 6756 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6757 ], "LSR": [ 3 ], "Q": [ 6758 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6759 ], "LSR": [ 3 ], "Q": [ 6760 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6761 ], "LSR": [ 3 ], "Q": [ 6762 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6763 ], "LSR": [ 3 ], "Q": [ 6764 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6765 ], "LSR": [ 3 ], "Q": [ 6766 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 81 ], "CLK": [ 2 ], "DI": [ 6767 ], "LSR": [ 3 ], "Q": [ 6768 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6724 ], "C": [ 62 ], "D": [ 82 ], "Z": [ 6723 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6715 ], "C": [ 82 ], "D": [ 6769 ], "Z": [ 6763 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6707 ], "C": [ 82 ], "D": [ 6770 ], "Z": [ 6737 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6736 ], "B1": [ 6738 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6771 ], "COUT": [ 6772 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6773 ], "S1": [ 6770 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6711 ], "C": [ 82 ], "D": [ 6774 ], "Z": [ 6741 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6740 ], "B1": [ 6742 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6772 ], "COUT": [ 6775 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6776 ], "S1": [ 6774 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6714 ], "C": [ 82 ], "D": [ 6777 ], "Z": [ 6761 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6687 ], "C": [ 82 ], "D": [ 6778 ], "Z": [ 6743 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6691 ], "C": [ 82 ], "D": [ 6779 ], "Z": [ 6749 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6693 ], "C": [ 82 ], "D": [ 6780 ], "Z": [ 6751 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6750 ], "B1": [ 6752 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6781 ], "COUT": [ 6782 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6779 ], "S1": [ 6780 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6695 ], "C": [ 82 ], "D": [ 6783 ], "Z": [ 6753 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6754 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6782 ], "COUT": [ 6784 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6783 ], "S1": [ 6785 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6717 ], "C": [ 82 ], "D": [ 6786 ], "Z": [ 6747 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6709 ], "C": [ 82 ], "D": [ 6776 ], "Z": [ 6739 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6674 ], "C": [ 82 ], "D": [ 6787 ], "Z": [ 6725 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 6724 ], "B1": [ 6726 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 6788 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6789 ], "S1": [ 6787 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6762 ], "B1": [ 6764 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6790 ], "COUT": [ 6791 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6777 ], "S1": [ 6769 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6689 ], "C": [ 82 ], "D": [ 6792 ], "Z": [ 6745 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6712 ], "C": [ 82 ], "D": [ 6793 ], "Z": [ 6755 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6748 ], "B1": [ 6756 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6788 ], "COUT": [ 6794 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6786 ], "S1": [ 6793 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6683 ], "C": [ 82 ], "D": [ 6795 ], "Z": [ 6765 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6716 ], "C": [ 82 ], "D": [ 6796 ], "Z": [ 6757 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6744 ], "B1": [ 6746 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6775 ], "COUT": [ 6781 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6778 ], "S1": [ 6792 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6685 ], "C": [ 82 ], "D": [ 6797 ], "Z": [ 6767 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6766 ], "B1": [ 6768 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6791 ], "COUT": [ 6798 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6795 ], "S1": [ 6797 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6697 ], "C": [ 82 ], "D": [ 6799 ], "Z": [ 6727 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6699 ], "C": [ 82 ], "D": [ 6800 ], "Z": [ 6729 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6728 ], "B1": [ 6730 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6798 ], "COUT": [ 6801 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6799 ], "S1": [ 6800 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6701 ], "C": [ 82 ], "D": [ 6802 ], "Z": [ 6731 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6713 ], "C": [ 82 ], "D": [ 6803 ], "Z": [ 6759 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6758 ], "B1": [ 6760 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6794 ], "COUT": [ 6790 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6796 ], "S1": [ 6803 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6703 ], "C": [ 82 ], "D": [ 6804 ], "Z": [ 6733 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6732 ], "B1": [ 6734 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6801 ], "COUT": [ 6771 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6802 ], "S1": [ 6804 ] } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6705 ], "C": [ 82 ], "D": [ 6773 ], "Z": [ 6735 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 133 ], "LSR": [ 3 ], "Q": [ 6805 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 135 ], "LSR": [ 3 ], "Q": [ 6806 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 137 ], "LSR": [ 3 ], "Q": [ 6807 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 139 ], "LSR": [ 3 ], "Q": [ 6808 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 141 ], "LSR": [ 3 ], "Q": [ 6809 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 143 ], "LSR": [ 3 ], "Q": [ 6810 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 145 ], "LSR": [ 3 ], "Q": [ 6811 ] } }, "u_spi_engine.cur_read_byte_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 148 ], "CLK": [ 2 ], "DI": [ 131 ], "LSR": [ 3 ], "Q": [ 6812 ] } }, "u_spi_engine.done_event_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6813 ], "BLUT": [ 6814 ], "C0": [ 4820 ], "Z": [ 6815 ] } }, "u_spi_engine.done_event_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101110111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1306 ], "B": [ 6816 ], "C": [ 6817 ], "D": [ 3671 ], "Z": [ 6813 ] } }, "u_spi_engine.done_event_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000101110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1306 ], "B": [ 6816 ], "C": [ 6817 ], "D": [ 3671 ], "Z": [ 6814 ] } }, "u_spi_engine.graph_mode_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6818 ], "LSR": [ 3 ], "Q": [ 6816 ] } }, "u_spi_engine.graph_mode_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1087 ], "B": [ 6819 ], "C": [ 6820 ], "D": [ 6821 ], "Z": [ 6818 ] } }, "u_spi_engine.graph_mode_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1306 ], "B": [ 6816 ], "C": [ 1315 ], "D": [ 1088 ], "Z": [ 6821 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6823 ], "LSR": [ 3 ], "Q": [ 100 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6824 ], "LSR": [ 3 ], "Q": [ 64 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6825 ], "LSR": [ 3 ], "Q": [ 63 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6826 ], "LSR": [ 3 ], "Q": [ 109 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6827 ], "LSR": [ 3 ], "Q": [ 108 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6828 ], "LSR": [ 3 ], "Q": [ 107 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6829 ], "LSR": [ 3 ], "Q": [ 106 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6822 ], "CLK": [ 2 ], "DI": [ 6830 ], "LSR": [ 3 ], "Q": [ 99 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 78 ], "C": [ 86 ], "D": [ 77 ], "Z": [ 6822 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 62 ], "Z": [ 6823 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6674 ], "Z": [ 6830 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6717 ], "Z": [ 6824 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6713 ], "D": [ 75 ], "Z": [ 6827 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 75 ], "D": [ 6712 ], "Z": [ 6825 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6714 ], "D": [ 75 ], "Z": [ 6828 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6715 ], "D": [ 75 ], "Z": [ 6829 ] } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6716 ], "D": [ 75 ], "Z": [ 6826 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6832 ], "LSR": [ 3 ], "Q": [ 6833 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6834 ], "LSR": [ 3 ], "Q": [ 6835 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6836 ], "LSR": [ 3 ], "Q": [ 6837 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6838 ], "LSR": [ 3 ], "Q": [ 6839 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6840 ], "LSR": [ 3 ], "Q": [ 6841 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6842 ], "LSR": [ 3 ], "Q": [ 6843 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6844 ], "LSR": [ 3 ], "Q": [ 6845 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6846 ], "LSR": [ 3 ], "Q": [ 6847 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6848 ], "LSR": [ 3 ], "Q": [ 6849 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6850 ], "LSR": [ 3 ], "Q": [ 6851 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6852 ], "LSR": [ 3 ], "Q": [ 6853 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6854 ], "LSR": [ 3 ], "Q": [ 6855 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6856 ], "LSR": [ 3 ], "Q": [ 6857 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6858 ], "LSR": [ 3 ], "Q": [ 6859 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6860 ], "LSR": [ 3 ], "Q": [ 6861 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6831 ], "CLK": [ 2 ], "DI": [ 6862 ], "LSR": [ 3 ], "Q": [ 6863 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6674 ], "C": [ 82 ], "D": [ 6864 ], "Z": [ 6832 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 100 ], "C": [ 82 ], "D": [ 6865 ], "Z": [ 6858 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6714 ], "C": [ 82 ], "D": [ 6866 ], "Z": [ 6854 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6855 ], "A1": [ 6857 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6867 ], "COUT": [ 6868 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6866 ], "S1": [ 6869 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 63 ], "C": [ 82 ], "D": [ 6870 ], "Z": [ 6836 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6712 ], "C": [ 82 ], "D": [ 6871 ], "Z": [ 6848 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6713 ], "C": [ 82 ], "D": [ 6872 ], "Z": [ 6852 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6847 ], "C": [ 62 ], "D": [ 82 ], "Z": [ 6846 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6715 ], "C": [ 82 ], "D": [ 6869 ], "Z": [ 6856 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6859 ], "A1": [ 6861 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6868 ], "COUT": [ 6873 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6865 ], "S1": [ 6874 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 107 ], "C": [ 82 ], "D": [ 6875 ], "Z": [ 6842 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6843 ], "A1": [ 6845 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6876 ], "COUT": [ 6877 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6875 ], "S1": [ 6878 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6716 ], "C": [ 82 ], "D": [ 6879 ], "Z": [ 6850 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6851 ], "A1": [ 6853 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6880 ], "COUT": [ 6867 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6879 ], "S1": [ 6872 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 64 ], "C": [ 82 ], "D": [ 6881 ], "Z": [ 6862 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6863 ], "A1": [ 6837 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6873 ], "COUT": [ 6882 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6881 ], "S1": [ 6870 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 108 ], "C": [ 82 ], "D": [ 6883 ], "Z": [ 6840 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6839 ], "A1": [ 6841 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6882 ], "COUT": [ 6876 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6884 ], "S1": [ 6883 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 106 ], "C": [ 82 ], "D": [ 6878 ], "Z": [ 6844 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 99 ], "C": [ 82 ], "D": [ 6874 ], "Z": [ 6860 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6717 ], "C": [ 82 ], "D": [ 6885 ], "Z": [ 6834 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6835 ], "A1": [ 6849 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 6886 ], "COUT": [ 6880 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6885 ], "S1": [ 6871 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 109 ], "C": [ 82 ], "D": [ 6884 ], "Z": [ 6838 ] } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 6847 ], "A1": [ 6833 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 6886 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6887 ], "S1": [ 6864 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 1688 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 1694 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 1673 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 1674 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 1678 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 1679 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 1683 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 1684 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 1690 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 1691 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 1658 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 1659 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 1663 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 1664 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 1668 ] } }, "u_spi_engine.n_inputs_real_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6677 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 1669 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 1792 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 1793 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 1767 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 1768 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 1762 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 1763 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 1758 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 1759 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 1787 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 1788 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 1782 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 1783 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 1777 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 1778 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 1772 ] } }, "u_spi_engine.n_out_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6680 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 1773 ] } }, "u_spi_engine.net_mode_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6888 ], "LSR": [ 3 ], "Q": [ 6817 ] } }, "u_spi_engine.net_mode_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1087 ], "B": [ 6819 ], "C": [ 6820 ], "D": [ 6889 ], "Z": [ 6888 ] } }, "u_spi_engine.net_mode_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101000011011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6817 ], "B": [ 4820 ], "C": [ 1315 ], "D": [ 1088 ], "Z": [ 6889 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6891 ], "LSR": [ 3 ], "Q": [ 1570 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6892 ], "LSR": [ 3 ], "Q": [ 1569 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6893 ], "LSR": [ 3 ], "Q": [ 1568 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6894 ], "LSR": [ 3 ], "Q": [ 1567 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6895 ], "LSR": [ 3 ], "Q": [ 1566 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6896 ], "LSR": [ 3 ], "Q": [ 1565 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6897 ], "LSR": [ 3 ], "Q": [ 1564 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6890 ], "CLK": [ 2 ], "DI": [ 6898 ], "LSR": [ 3 ], "Q": [ 1563 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6716 ], "Z": [ 6895 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6712 ], "Z": [ 6894 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6714 ], "Z": [ 6897 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6674 ], "Z": [ 6892 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 62 ], "Z": [ 6891 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6717 ], "Z": [ 6893 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6715 ], "Z": [ 6898 ] } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6899 ], "D": [ 6713 ], "Z": [ 6896 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 51 ], "Z": [ 1322 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1112 ], "D": [ 1324 ], "Z": [ 6900 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1109 ], "B1": [ 1111 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6901 ], "COUT": [ 6902 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6903 ], "S1": [ 6904 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1105 ], "B1": [ 1107 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 6905 ], "COUT": [ 6901 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6906 ], "S1": [ 6907 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1101 ], "B1": [ 1103 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 6905 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 6908 ], "S1": [ 6909 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6904 ], "D": [ 6900 ], "Z": [ 1110 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1112 ], "D": [ 6909 ], "Z": [ 1102 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1112 ], "D": [ 6906 ], "Z": [ 1104 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6903 ], "D": [ 6900 ], "Z": [ 1108 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6907 ], "D": [ 6900 ], "Z": [ 1106 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1103 ], "C": [ 6910 ], "D": [ 6911 ], "Z": [ 1324 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010001000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 187 ], "B": [ 52 ], "C": [ 6912 ], "D": [ 1114 ], "Z": [ 1323 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1347 ], "B": [ 6912 ], "C": [ 1317 ], "D": [ 1320 ], "Z": [ 1097 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1347 ], "C": [ 187 ], "D": [ 1574 ], "Z": [ 1320 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000001110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1094 ], "B": [ 1339 ], "C": [ 1096 ], "D": [ 1093 ], "Z": [ 1187 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 300 ], "B": [ 6913 ], "C": [ 1309 ], "D": [ 1350 ], "Z": [ 1096 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1098 ], "D": [ 1339 ], "Z": [ 1095 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010100110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1307 ], "B": [ 300 ], "C": [ 187 ], "D": [ 356 ], "Z": [ 6913 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1347 ], "C": [ 1342 ], "D": [ 1344 ], "Z": [ 6912 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001011000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1109 ], "B": [ 758 ], "C": [ 759 ], "D": [ 6914 ], "Z": [ 6911 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110011001101001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1422 ], "B": [ 1111 ], "C": [ 758 ], "D": [ 759 ], "Z": [ 6910 ] } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 759 ], "B": [ 1107 ], "C": [ 1105 ], "D": [ 1101 ], "Z": [ 6914 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6820 ], "LSR": [ 6915 ], "Q": [ 51 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000000100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6899 ], "B": [ 6722 ], "C": [ 85 ], "D": [ 6820 ], "Z": [ 6890 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6916 ], "BLUT": [ 6917 ], "C0": [ 6918 ], "Z": [ 6820 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6712 ], "B": [ 6717 ], "C": [ 6674 ], "D": [ 62 ], "Z": [ 6916 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 6917 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 63 ], "B": [ 64 ], "C": [ 6918 ], "D": [ 65 ], "Z": [ 6919 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6920 ], "C": [ 6921 ], "D": [ 6919 ], "Z": [ 6922 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 76 ], "D": [ 6923 ], "Z": [ 6924 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 87 ], "B": [ 88 ], "C": [ 89 ], "D": [ 6925 ], "Z": [ 6926 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 91 ], "D": [ 6925 ], "Z": [ 6927 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6928 ], "B": [ 4799 ], "C": [ 6927 ], "D": [ 6929 ], "Z": [ 6930 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6931 ], "B": [ 4811 ], "C": [ 6927 ], "D": [ 6929 ], "Z": [ 6932 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6933 ], "C": [ 6932 ], "D": [ 6934 ], "Z": [ 6935 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6936 ], "BLUT": [ 6937 ], "C0": [ 6938 ], "Z": [ 6939 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010101010101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6940 ], "B": [ 6941 ], "C": [ 6942 ], "D": [ 6943 ], "Z": [ 6936 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6941 ], "C": [ 6942 ], "D": [ 6943 ], "Z": [ 6937 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000010101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 6944 ], "C": [ 92 ], "D": [ 6930 ], "Z": [ 6945 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6805 ], "C": [ 6939 ], "D": [ 6945 ], "Z": [ 6947 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6948 ], "C": [ 6939 ], "D": [ 6949 ], "Z": [ 6950 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6951 ], "C": [ 6939 ], "D": [ 6952 ], "Z": [ 6953 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101111100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6933 ], "C": [ 6808 ], "D": [ 6954 ], "Z": [ 6952 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6955 ], "B": [ 4809 ], "C": [ 6929 ], "D": [ 92 ], "Z": [ 6954 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6956 ], "LSR": [ 6957 ], "Q": [ 6955 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 94 ], "D": [ 6958 ], "Z": [ 6957 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6959 ], "C": [ 6939 ], "D": [ 6960 ], "Z": [ 6961 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6962 ], "BLUT": [ 6963 ], "C0": [ 6929 ], "Z": [ 6960 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 4803 ], "C": [ 6811 ], "D": [ 6933 ], "Z": [ 6962 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6946 ], "D": [ 6811 ], "Z": [ 6963 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6964 ], "C": [ 6939 ], "D": [ 6965 ], "Z": [ 6966 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101111100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6933 ], "C": [ 6810 ], "D": [ 6967 ], "Z": [ 6965 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6968 ], "B": [ 4805 ], "C": [ 6929 ], "D": [ 92 ], "Z": [ 6967 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6969 ], "LSR": [ 6970 ], "Q": [ 6968 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6958 ], "D": [ 6969 ], "Z": [ 6971 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6956 ], "D": [ 6971 ], "Z": [ 93 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110111100000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 94 ], "B": [ 6956 ], "C": [ 6969 ], "D": [ 6971 ], "Z": [ 6972 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101110101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 6933 ], "C": [ 6973 ], "D": [ 6974 ], "Z": [ 6969 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 94 ], "C": [ 6956 ], "D": [ 6958 ], "Z": [ 6970 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101111100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6933 ], "C": [ 6809 ], "D": [ 6975 ], "Z": [ 6949 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6976 ], "B": [ 4807 ], "C": [ 6929 ], "D": [ 92 ], "Z": [ 6975 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 93 ], "LSR": [ "0" ], "Q": [ 6976 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6977 ], "BLUT": [ 6978 ], "C0": [ 6979 ], "Z": [ 6980 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6981 ], "BLUT": [ 6982 ], "C0": [ 6935 ], "Z": [ 6983 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6984 ], "D": [ 6939 ], "Z": [ 6981 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6807 ], "C": [ 6984 ], "D": [ 6939 ], "Z": [ 6982 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6985 ], "D": [ 6939 ], "Z": [ 6977 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 6806 ], "C": [ 6985 ], "D": [ 6939 ], "Z": [ 6978 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 6986 ], "BLUT": [ 6987 ], "C0": [ 6934 ], "Z": [ 6979 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 6933 ], "Z": [ 6986 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010101010000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 4813 ], "C": [ 6929 ], "D": [ 6988 ], "Z": [ 6987 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6972 ], "LSR": [ "0" ], "Q": [ 6944 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6989 ], "D": [ 6927 ], "Z": [ 6988 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 95 ], "D": [ 92 ], "Z": [ 6934 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 96 ], "B": [ 97 ], "C": [ 6990 ], "D": [ 6991 ], "Z": [ 6925 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6990 ], "D": [ 6991 ], "Z": [ 98 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 87 ], "C": [ 88 ], "D": [ 89 ], "Z": [ 91 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6992 ], "D": [ 6993 ], "Z": [ 6991 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6994 ], "B": [ 147 ], "C": [ 6923 ], "D": [ 6995 ], "Z": [ 6996 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6946 ], "D": [ 85 ], "Z": [ 6997 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6998 ], "B": [ 6999 ], "C": [ 7000 ], "D": [ 7001 ], "Z": [ 6995 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6857 ], "B": [ 6855 ], "C": [ 6853 ], "D": [ 6851 ], "Z": [ 7001 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6837 ], "B": [ 6863 ], "C": [ 6861 ], "D": [ 6859 ], "Z": [ 6998 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6849 ], "B": [ 6835 ], "C": [ 6833 ], "D": [ 6847 ], "Z": [ 6999 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6845 ], "B": [ 6843 ], "C": [ 6841 ], "D": [ 6839 ], "Z": [ 7000 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 76 ], "C": [ 7002 ], "D": [ 6923 ], "Z": [ 6921 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6674 ], "B": [ 62 ], "C": [ 7003 ], "D": [ 6918 ], "Z": [ 7004 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 84 ], "B": [ 6722 ], "C": [ 78 ], "D": [ 7004 ], "Z": [ 7005 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 75 ], "B": [ 76 ], "C": [ 6923 ], "D": [ 7005 ], "Z": [ 7006 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1087 ], "B": [ 7007 ], "C": [ 6924 ], "D": [ 7008 ], "Z": [ 7009 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6915 ], "C": [ 7010 ], "D": [ 7011 ], "Z": [ 7012 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 76 ], "C": [ 6923 ], "D": [ 7013 ], "Z": [ 7011 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6899 ], "B": [ 7014 ], "C": [ 6924 ], "D": [ 7015 ], "Z": [ 7016 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6674 ], "B": [ 62 ], "C": [ 7003 ], "D": [ 6915 ], "Z": [ 7015 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010111100100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6997 ], "B": [ 6995 ], "C": [ 6926 ], "D": [ 6922 ], "Z": [ 7017 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7018 ], "B": [ 6994 ], "C": [ 147 ], "D": [ 6923 ], "Z": [ 7019 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 76 ], "C": [ 6722 ], "D": [ 6923 ], "Z": [ 7020 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7021 ], "B": [ 146 ], "C": [ 147 ], "D": [ 6923 ], "Z": [ 7022 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 76 ], "C": [ 6923 ], "D": [ 7023 ], "Z": [ 7024 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110100001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 7002 ], "C": [ 7025 ], "D": [ 68 ], "Z": [ 7023 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 85 ], "C": [ 7025 ], "D": [ 68 ], "Z": [ 66 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 99 ], "B": [ 100 ], "C": [ 104 ], "D": [ 66 ], "Z": [ 7026 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 75 ], "C": [ 71 ], "D": [ 73 ], "Z": [ 7025 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 147 ], "C": [ 7027 ], "D": [ 6923 ], "Z": [ 7028 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6994 ], "B": [ 147 ], "C": [ 72 ], "D": [ 7027 ], "Z": [ 80 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6946 ], "D": [ 6994 ], "Z": [ 82 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 71 ], "D": [ 73 ], "Z": [ 7002 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6946 ], "D": [ 76 ], "Z": [ 7027 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6674 ], "B": [ 62 ], "C": [ 7003 ], "D": [ 6915 ], "Z": [ 7008 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7029 ], "BLUT": [ 7030 ], "C0": [ 7031 ], "Z": [ 7032 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7033 ], "BLUT": [ 7034 ], "C0": [ 6922 ], "Z": [ 7035 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7036 ], "B": [ 6924 ], "C": [ 6926 ], "D": [ 6996 ], "Z": [ 7033 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7036 ], "C": [ 6924 ], "D": [ 6996 ], "Z": [ 7034 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110110010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 84 ], "B": [ 7014 ], "C": [ 6924 ], "D": [ 6920 ], "Z": [ 7029 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 84 ], "D": [ 6924 ], "Z": [ 7030 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7037 ], "BLUT": [ 7038 ], "C0": [ 7004 ], "Z": [ 6681 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 84 ], "B": [ 75 ], "C": [ 6722 ], "D": [ 85 ], "Z": [ 7037 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 84 ], "B": [ 75 ], "C": [ 6722 ], "D": [ 85 ], "Z": [ 7038 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6715 ], "B": [ 6714 ], "C": [ 6713 ], "D": [ 6716 ], "Z": [ 6918 ] } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 6819 ], "Z": [ 6915 ] } }, "u_spi_engine.nm_start_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 53 ], "B": [ 7039 ], "C": [ 4697 ], "D": [ 4953 ], "Z": [ 4944 ] } }, "u_spi_engine.nm_start_LUT4_B_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 53 ], "B": [ 7039 ], "C": [ 4697 ], "D": [ 4953 ], "Z": [ 7040 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4952 ], "C": [ 7040 ], "D": [ 57 ], "Z": [ 7041 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4953 ], "C": [ 4943 ], "D": [ 59 ], "Z": [ 7042 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4951 ], "D": [ 59 ], "Z": [ 4954 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_1_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2029 ], "C": [ 4763 ], "D": [ 53 ], "Z": [ 7043 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4951 ], "C": [ 4953 ], "D": [ 7041 ], "Z": [ 4955 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_Z_PFUMX_ALUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7042 ], "BLUT": [ 7044 ], "C0": [ 7041 ], "Z": [ 4893 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 7044 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 4948 ], "D": [ 4946 ], "Z": [ 59 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 52 ], "D": [ 7040 ], "Z": [ 7045 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7046 ], "BLUT": [ 7045 ], "C0": [ 57 ], "Z": [ 5148 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 4952 ], "C": [ 52 ], "D": [ 7040 ], "Z": [ 7046 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 5119 ], "C": [ 4952 ], "D": [ 52 ], "Z": [ 5151 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4949 ], "B": [ 4950 ], "C": [ 4947 ], "D": [ 5134 ], "Z": [ 5149 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7047 ], "BLUT": [ 7048 ], "C0": [ 5134 ], "Z": [ 5150 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7049 ], "BLUT": [ 7050 ], "C0": [ 5134 ], "Z": [ 5152 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 58 ], "B": [ 4946 ], "C": [ 4943 ], "D": [ 52 ], "Z": [ 7049 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 58 ], "C": [ 4943 ], "D": [ 52 ], "Z": [ 7050 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 4943 ], "C": [ 52 ], "D": [ 4944 ], "Z": [ 7047 ] } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4948 ], "C": [ 52 ], "D": [ 4944 ], "Z": [ 7048 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5123 ], "C": [ 7051 ], "D": [ 7052 ], "Z": [ 5134 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7051 ], "A1": [ 7053 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 7054 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7055 ], "S1": [ 7056 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7051 ], "A1": [ 7053 ], "B0": [ 6461 ], "B1": [ 6463 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 7057 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7058 ], "S1": [ 7059 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7060 ], "A1": [ 4253 ], "B0": [ 6485 ], "B1": [ 6493 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7057 ], "COUT": [ 7061 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7062 ], "S1": [ 7063 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4252 ], "A1": [ 7064 ], "B0": [ 6495 ], "B1": [ 6497 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7061 ], "COUT": [ 7065 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7066 ], "S1": [ 7067 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7068 ], "A1": [ 7069 ], "B0": [ 6499 ], "B1": [ 6501 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7065 ], "COUT": [ 7070 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7071 ], "S1": [ 7072 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1663 ], "C": [ 4694 ], "D": [ 53 ], "Z": [ 7068 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1664 ], "C": [ 4695 ], "D": [ 53 ], "Z": [ 7069 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7073 ], "A1": [ 7074 ], "B0": [ 6503 ], "B1": [ 6505 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7070 ], "COUT": [ 7075 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7076 ], "S1": [ 7077 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4681 ], "C": [ 1668 ], "D": [ 53 ], "Z": [ 7073 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4696 ], "C": [ 1669 ], "D": [ 53 ], "Z": [ 7074 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7078 ], "A1": [ 7079 ], "B0": [ 6465 ], "B1": [ 6467 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7075 ], "COUT": [ 7080 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7081 ], "S1": [ 7082 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4683 ], "C": [ 1673 ], "D": [ 53 ], "Z": [ 7078 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4684 ], "C": [ 1674 ], "D": [ 53 ], "Z": [ 7079 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7083 ], "A1": [ 7084 ], "B0": [ 6469 ], "B1": [ 6471 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7080 ], "COUT": [ 7085 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7086 ], "S1": [ 7087 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4685 ], "C": [ 1678 ], "D": [ 53 ], "Z": [ 7083 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4686 ], "C": [ 1679 ], "D": [ 53 ], "Z": [ 7084 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7088 ], "A1": [ 7089 ], "B0": [ 6473 ], "B1": [ 6475 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7085 ], "COUT": [ 7090 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7091 ], "S1": [ 7092 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1683 ], "C": [ 4687 ], "D": [ 53 ], "Z": [ 7088 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1684 ], "C": [ 4688 ], "D": [ 53 ], "Z": [ 7089 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6477 ], "B1": [ 6479 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7090 ], "COUT": [ 7093 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7094 ], "S1": [ 7095 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6481 ], "B1": [ 6483 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7093 ], "COUT": [ 7096 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7097 ], "S1": [ 7098 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6487 ], "B1": [ 6489 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7096 ], "COUT": [ 7099 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7100 ], "S1": [ 7101 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6491 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7099 ], "COUT": [ 7102 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7103 ], "S1": [ 7104 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7071 ], "C": [ 7105 ], "D": [ 7106 ], "Z": [ 4932 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7107 ], "C": [ 7108 ], "D": [ 7109 ], "Z": [ 4930 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7110 ], "C": [ 7111 ], "D": [ 7112 ], "Z": [ 4928 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7094 ], "C": [ 7113 ], "D": [ 7114 ], "Z": [ 4910 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7095 ], "C": [ 7115 ], "D": [ 7116 ], "Z": [ 4912 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7098 ], "C": [ 7117 ], "D": [ 7118 ], "Z": [ 4916 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7100 ], "C": [ 7119 ], "D": [ 7120 ], "Z": [ 4920 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7103 ], "C": [ 7121 ], "D": [ 7122 ], "Z": [ 4924 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7082 ], "C": [ 7123 ], "D": [ 7124 ], "Z": [ 4900 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7101 ], "C": [ 7125 ], "D": [ 7126 ], "Z": [ 4922 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7127 ], "C": [ 7128 ], "D": [ 7129 ], "Z": [ 4894 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7130 ], "C": [ 7131 ], "D": [ 7132 ], "Z": [ 4896 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7072 ], "C": [ 7133 ], "D": [ 7134 ], "Z": [ 4934 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7097 ], "C": [ 7135 ], "D": [ 7136 ], "Z": [ 4914 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7087 ], "C": [ 7137 ], "D": [ 7138 ], "Z": [ 4904 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7139 ], "C": [ 7140 ], "D": [ 7141 ], "Z": [ 4926 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7142 ], "C": [ 7143 ], "D": [ 7144 ], "Z": [ 4918 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7076 ], "C": [ 7145 ], "D": [ 7146 ], "Z": [ 4936 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7077 ], "C": [ 7147 ], "D": [ 7148 ], "Z": [ 4938 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7081 ], "C": [ 7149 ], "D": [ 7150 ], "Z": [ 4898 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7086 ], "C": [ 7151 ], "D": [ 7152 ], "Z": [ 4902 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7091 ], "C": [ 7153 ], "D": [ 7154 ], "Z": [ 4906 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7092 ], "C": [ 7155 ], "D": [ 7156 ], "Z": [ 4908 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7157 ], "C": [ 4954 ], "D": [ 7059 ], "Z": [ 7130 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2039 ], "C": [ 4745 ], "D": [ 53 ], "Z": [ 7157 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4946 ], "B": [ 4959 ], "C": [ 7158 ], "D": [ 5134 ], "Z": [ 7131 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 6463 ], "C": [ 7159 ], "D": [ 5134 ], "Z": [ 7132 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5123 ], "A1": [ 5125 ], "B0": [ 7160 ], "B1": [ 7157 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "1" ], "COUT": [ 7161 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7162 ], "S1": [ 7159 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 53 ], "C": [ 4744 ], "D": [ 2038 ], "Z": [ 7160 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5127 ], "A1": [ 5129 ], "B0": [ 7163 ], "B1": [ 7164 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7161 ], "COUT": [ 7165 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7166 ], "S1": [ 7167 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4756 ], "C": [ 2035 ], "D": [ 53 ], "Z": [ 7163 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2036 ], "C": [ 4760 ], "D": [ 53 ], "Z": [ 7164 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5131 ], "A1": [ 5133 ], "B0": [ 7168 ], "B1": [ 7169 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7165 ], "COUT": [ 7170 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7171 ], "S1": [ 7172 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4761 ], "C": [ 2032 ], "D": [ 53 ], "Z": [ 7168 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4762 ], "C": [ 2033 ], "D": [ 53 ], "Z": [ 7169 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7043 ], "B1": [ 7173 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7170 ], "COUT": [ 7174 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7175 ], "S1": [ 7176 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4764 ], "C": [ 2030 ], "D": [ 53 ], "Z": [ 7173 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7177 ], "B1": [ 7178 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7174 ], "COUT": [ 7179 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7180 ], "S1": [ 7181 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2026 ], "C": [ 4765 ], "D": [ 53 ], "Z": [ 7177 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2027 ], "C": [ 4766 ], "D": [ 53 ], "Z": [ 7178 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7182 ], "B1": [ 7183 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7179 ], "COUT": [ 7184 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7185 ], "S1": [ 7186 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2023 ], "C": [ 4746 ], "D": [ 53 ], "Z": [ 7182 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2024 ], "C": [ 4747 ], "D": [ 53 ], "Z": [ 7183 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7187 ], "B1": [ 7188 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7184 ], "COUT": [ 7189 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7190 ], "S1": [ 7191 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4748 ], "C": [ 2020 ], "D": [ 53 ], "Z": [ 7187 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2021 ], "C": [ 4749 ], "D": [ 53 ], "Z": [ 7188 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7192 ], "B1": [ 7193 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7189 ], "COUT": [ 7194 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7195 ], "S1": [ 7196 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4750 ], "C": [ 2016 ], "D": [ 53 ], "Z": [ 7192 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4751 ], "C": [ 2017 ], "D": [ 53 ], "Z": [ 7193 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7197 ], "B1": [ 7198 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7194 ], "COUT": [ 7199 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7200 ], "S1": [ 7201 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2040 ], "C": [ 4752 ], "D": [ 53 ], "Z": [ 7197 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2041 ], "C": [ 4753 ], "D": [ 53 ], "Z": [ 7198 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7202 ], "B1": [ 7203 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7199 ], "COUT": [ 7204 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7205 ], "S1": [ 7206 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2043 ], "C": [ 4754 ], "D": [ 53 ], "Z": [ 7202 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2044 ], "C": [ 4755 ], "D": [ 53 ], "Z": [ 7203 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7207 ], "B1": [ 7208 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7204 ], "COUT": [ 7209 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7210 ], "S1": [ 7211 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4757 ], "C": [ 2046 ], "D": [ 53 ], "Z": [ 7207 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4758 ], "C": [ 2047 ], "D": [ 53 ], "Z": [ 7208 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 7212 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7209 ], "COUT": [ 7213 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7214 ], "S1": [ 7215 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4759 ], "C": [ 2049 ], "D": [ 53 ], "Z": [ 7212 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6491 ], "B": [ 4948 ], "C": [ 7214 ], "D": [ 5134 ], "Z": [ 7121 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7216 ], "BLUT": [ 7217 ], "C0": [ 5134 ], "Z": [ 7122 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4987 ], "C": [ 4946 ], "D": [ 7218 ], "Z": [ 7216 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7219 ], "D": [ 7218 ], "Z": [ 7217 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6487 ], "B": [ 4948 ], "C": [ 7210 ], "D": [ 5134 ], "Z": [ 7119 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7220 ], "BLUT": [ 7221 ], "C0": [ 5134 ], "Z": [ 7120 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4983 ], "C": [ 4946 ], "D": [ 7222 ], "Z": [ 7220 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7223 ], "D": [ 7222 ], "Z": [ 7221 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6489 ], "B": [ 4948 ], "C": [ 7211 ], "D": [ 5134 ], "Z": [ 7125 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7224 ], "BLUT": [ 7225 ], "C0": [ 5134 ], "Z": [ 7126 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4985 ], "C": [ 4946 ], "D": [ 7226 ], "Z": [ 7224 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7227 ], "D": [ 7226 ], "Z": [ 7225 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6481 ], "B": [ 4948 ], "C": [ 7205 ], "D": [ 5134 ], "Z": [ 7135 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7228 ], "BLUT": [ 7229 ], "C0": [ 5134 ], "Z": [ 7136 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4977 ], "C": [ 4946 ], "D": [ 7230 ], "Z": [ 7228 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7231 ], "D": [ 7230 ], "Z": [ 7229 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6483 ], "B": [ 4948 ], "C": [ 7206 ], "D": [ 5134 ], "Z": [ 7117 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7232 ], "BLUT": [ 7233 ], "C0": [ 5134 ], "Z": [ 7118 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4979 ], "C": [ 4946 ], "D": [ 7234 ], "Z": [ 7232 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7235 ], "D": [ 7234 ], "Z": [ 7233 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6477 ], "B": [ 4948 ], "C": [ 7200 ], "D": [ 5134 ], "Z": [ 7113 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7236 ], "BLUT": [ 7237 ], "C0": [ 5134 ], "Z": [ 7114 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4973 ], "C": [ 4946 ], "D": [ 7238 ], "Z": [ 7236 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7239 ], "D": [ 7238 ], "Z": [ 7237 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6479 ], "B": [ 4948 ], "C": [ 7201 ], "D": [ 5134 ], "Z": [ 7115 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7240 ], "BLUT": [ 7241 ], "C0": [ 5134 ], "Z": [ 7116 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4975 ], "C": [ 4946 ], "D": [ 7242 ], "Z": [ 7240 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7243 ], "D": [ 7242 ], "Z": [ 7241 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6473 ], "B": [ 4948 ], "C": [ 7195 ], "D": [ 5134 ], "Z": [ 7153 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7244 ], "BLUT": [ 7245 ], "C0": [ 5134 ], "Z": [ 7154 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4969 ], "C": [ 4946 ], "D": [ 7246 ], "Z": [ 7244 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7247 ], "D": [ 7246 ], "Z": [ 7245 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6475 ], "B": [ 4948 ], "C": [ 7196 ], "D": [ 5134 ], "Z": [ 7155 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7248 ], "BLUT": [ 7249 ], "C0": [ 5134 ], "Z": [ 7156 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4971 ], "C": [ 4946 ], "D": [ 7250 ], "Z": [ 7248 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7251 ], "D": [ 7250 ], "Z": [ 7249 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6469 ], "B": [ 4948 ], "C": [ 7190 ], "D": [ 5134 ], "Z": [ 7151 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7252 ], "BLUT": [ 7253 ], "C0": [ 5134 ], "Z": [ 7152 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4965 ], "C": [ 4946 ], "D": [ 7254 ], "Z": [ 7252 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7255 ], "D": [ 7254 ], "Z": [ 7253 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6471 ], "B": [ 4948 ], "C": [ 7191 ], "D": [ 5134 ], "Z": [ 7137 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7256 ], "BLUT": [ 7257 ], "C0": [ 5134 ], "Z": [ 7138 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4967 ], "C": [ 4946 ], "D": [ 7258 ], "Z": [ 7256 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7259 ], "D": [ 7258 ], "Z": [ 7257 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6465 ], "B": [ 4948 ], "C": [ 7185 ], "D": [ 5134 ], "Z": [ 7149 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7260 ], "BLUT": [ 7261 ], "C0": [ 5134 ], "Z": [ 7150 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4961 ], "C": [ 4946 ], "D": [ 7262 ], "Z": [ 7260 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7263 ], "D": [ 7262 ], "Z": [ 7261 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6467 ], "B": [ 4948 ], "C": [ 7186 ], "D": [ 5134 ], "Z": [ 7123 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7264 ], "BLUT": [ 7265 ], "C0": [ 5134 ], "Z": [ 7124 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4963 ], "C": [ 4946 ], "D": [ 7266 ], "Z": [ 7264 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7267 ], "D": [ 7266 ], "Z": [ 7265 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6503 ], "B": [ 4948 ], "C": [ 7180 ], "D": [ 5134 ], "Z": [ 7145 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7268 ], "BLUT": [ 7269 ], "C0": [ 5134 ], "Z": [ 7146 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4999 ], "C": [ 4946 ], "D": [ 7270 ], "Z": [ 7268 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7271 ], "D": [ 7270 ], "Z": [ 7269 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6505 ], "B": [ 4948 ], "C": [ 7181 ], "D": [ 5134 ], "Z": [ 7147 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7272 ], "BLUT": [ 7273 ], "C0": [ 5134 ], "Z": [ 7148 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 5001 ], "C": [ 4946 ], "D": [ 7274 ], "Z": [ 7272 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7275 ], "D": [ 7274 ], "Z": [ 7273 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6499 ], "B": [ 4948 ], "C": [ 7175 ], "D": [ 5134 ], "Z": [ 7105 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7276 ], "BLUT": [ 7277 ], "C0": [ 5134 ], "Z": [ 7106 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4995 ], "C": [ 4946 ], "D": [ 7278 ], "Z": [ 7276 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7279 ], "D": [ 7278 ], "Z": [ 7277 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6501 ], "B": [ 4948 ], "C": [ 7176 ], "D": [ 5134 ], "Z": [ 7133 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7280 ], "BLUT": [ 7281 ], "C0": [ 5134 ], "Z": [ 7134 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4997 ], "C": [ 4946 ], "D": [ 7282 ], "Z": [ 7280 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4946 ], "C": [ 7283 ], "D": [ 7282 ], "Z": [ 7281 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6497 ], "B": [ 4948 ], "C": [ 7172 ], "D": [ 5134 ], "Z": [ 7109 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7169 ], "C": [ 4954 ], "D": [ 7067 ], "Z": [ 7107 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4993 ], "B": [ 4946 ], "C": [ 7284 ], "D": [ 5134 ], "Z": [ 7108 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 6485 ], "C": [ 7166 ], "D": [ 5134 ], "Z": [ 7144 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7163 ], "C": [ 4954 ], "D": [ 7062 ], "Z": [ 7142 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4946 ], "B": [ 4981 ], "C": [ 7285 ], "D": [ 5134 ], "Z": [ 7143 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6493 ], "B": [ 4948 ], "C": [ 7167 ], "D": [ 5134 ], "Z": [ 7141 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7164 ], "C": [ 4954 ], "D": [ 7063 ], "Z": [ 7139 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4989 ], "B": [ 4946 ], "C": [ 7286 ], "D": [ 5134 ], "Z": [ 7140 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5123 ], "A1": [ 5125 ], "B0": [ 6461 ], "B1": [ 6463 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "1" ], "COUT": [ 7287 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7288 ], "S1": [ 7158 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5127 ], "A1": [ 5129 ], "B0": [ 6485 ], "B1": [ 6493 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7287 ], "COUT": [ 7289 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7285 ], "S1": [ 7286 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 5131 ], "A1": [ 5133 ], "B0": [ 6495 ], "B1": [ 6497 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7289 ], "COUT": [ 7290 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7291 ], "S1": [ 7284 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6499 ], "B1": [ 6501 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7290 ], "COUT": [ 7292 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7279 ], "S1": [ 7283 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6503 ], "B1": [ 6505 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7292 ], "COUT": [ 7293 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7271 ], "S1": [ 7275 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6465 ], "B1": [ 6467 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7293 ], "COUT": [ 7294 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7263 ], "S1": [ 7267 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6469 ], "B1": [ 6471 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7294 ], "COUT": [ 7295 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7255 ], "S1": [ 7259 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6473 ], "B1": [ 6475 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7295 ], "COUT": [ 7296 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7247 ], "S1": [ 7251 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6477 ], "B1": [ 6479 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7296 ], "COUT": [ 7297 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7239 ], "S1": [ 7243 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6481 ], "B1": [ 6483 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7297 ], "COUT": [ 7298 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7231 ], "S1": [ 7235 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6487 ], "B1": [ 6489 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7298 ], "COUT": [ 7299 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7223 ], "S1": [ 7227 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 6491 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 7299 ], "COUT": [ 7300 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7219 ], "S1": [ 7301 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7212 ], "D": [ 4954 ], "Z": [ 7218 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7207 ], "D": [ 4954 ], "Z": [ 7222 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7208 ], "D": [ 4954 ], "Z": [ 7226 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7202 ], "D": [ 4954 ], "Z": [ 7230 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7203 ], "D": [ 4954 ], "Z": [ 7234 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7197 ], "D": [ 4954 ], "Z": [ 7238 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7198 ], "D": [ 4954 ], "Z": [ 7242 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7192 ], "D": [ 4954 ], "Z": [ 7246 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7193 ], "D": [ 4954 ], "Z": [ 7250 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7187 ], "D": [ 4954 ], "Z": [ 7254 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7188 ], "D": [ 4954 ], "Z": [ 7258 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7182 ], "D": [ 4954 ], "Z": [ 7262 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7183 ], "D": [ 4954 ], "Z": [ 7266 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7177 ], "D": [ 4954 ], "Z": [ 7270 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7178 ], "D": [ 4954 ], "Z": [ 7274 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7043 ], "D": [ 4954 ], "Z": [ 7278 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7173 ], "D": [ 4954 ], "Z": [ 7282 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4991 ], "B": [ 4946 ], "C": [ 7291 ], "D": [ 5134 ], "Z": [ 7111 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7168 ], "C": [ 4954 ], "D": [ 7066 ], "Z": [ 7110 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6495 ], "B": [ 4948 ], "C": [ 7171 ], "D": [ 5134 ], "Z": [ 7112 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_S0_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4946 ], "B": [ 4957 ], "C": [ 7288 ], "D": [ 5134 ], "Z": [ 7128 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001010100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7160 ], "C": [ 4954 ], "D": [ 7058 ], "Z": [ 7127 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_S0_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4948 ], "B": [ 6461 ], "C": [ 7162 ], "D": [ 5134 ], "Z": [ 7129 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7302 ], "BLUT": [ 7303 ], "C0": [ 7059 ], "Z": [ 6462 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7304 ], "C": [ 4701 ], "D": [ 53 ], "Z": [ 7302 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7304 ], "C": [ 4701 ], "D": [ 53 ], "Z": [ 7303 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7305 ], "BLUT": [ 7306 ], "C0": [ 7062 ], "Z": [ 6484 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_1": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7307 ], "BLUT": [ 7308 ], "C0": [ 7072 ], "Z": [ 6500 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_10": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7309 ], "BLUT": [ 7310 ], "C0": [ 7082 ], "Z": [ 6466 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_10_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4705 ], "B": [ 7311 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7309 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_10_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4705 ], "B": [ 7311 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7310 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_11": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7312 ], "BLUT": [ 7313 ], "C0": [ 7063 ], "Z": [ 6492 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_11_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7314 ], "C": [ 4731 ], "D": [ 53 ], "Z": [ 7312 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_11_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7314 ], "C": [ 4731 ], "D": [ 53 ], "Z": [ 7313 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_12": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7315 ], "BLUT": [ 7316 ], "C0": [ 7067 ], "Z": [ 6496 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_12_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4735 ], "B": [ 7317 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7315 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_12_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4735 ], "B": [ 7317 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7316 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_13": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7318 ], "BLUT": [ 7319 ], "C0": [ 7066 ], "Z": [ 6494 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_13_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4733 ], "B": [ 4951 ], "C": [ 7320 ], "D": [ 53 ], "Z": [ 7318 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_13_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010001000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4733 ], "B": [ 4951 ], "C": [ 7320 ], "D": [ 53 ], "Z": [ 7319 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_14": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7321 ], "BLUT": [ 7322 ], "C0": [ 7092 ], "Z": [ 6474 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_14_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4713 ], "B": [ 7323 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7321 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_14_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4713 ], "B": [ 7323 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7322 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_15": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7324 ], "BLUT": [ 7325 ], "C0": [ 7058 ], "Z": [ 6460 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_15_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111010101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7326 ], "C": [ 53 ], "D": [ 4699 ], "Z": [ 7324 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_15_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7326 ], "C": [ 53 ], "D": [ 4699 ], "Z": [ 7325 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_16": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7327 ], "BLUT": [ 7328 ], "C0": [ 7101 ], "Z": [ 6488 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_16_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4727 ], "B": [ 7329 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7327 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_16_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4727 ], "B": [ 7329 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7328 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_17": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7330 ], "BLUT": [ 7331 ], "C0": [ 7077 ], "Z": [ 6504 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_17_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4743 ], "B": [ 7332 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7330 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_17_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4743 ], "B": [ 7332 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7331 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_18": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7333 ], "BLUT": [ 7334 ], "C0": [ 7094 ], "Z": [ 6476 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_18_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4715 ], "B": [ 7335 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7333 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_18_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4715 ], "B": [ 7335 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7334 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_19": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7336 ], "BLUT": [ 7337 ], "C0": [ 7086 ], "Z": [ 6468 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_19_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7338 ], "B": [ 4707 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7336 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_19_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7338 ], "B": [ 4707 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7337 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_1_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4739 ], "B": [ 7339 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7307 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4739 ], "B": [ 7339 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7308 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_2": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7340 ], "BLUT": [ 7341 ], "C0": [ 7087 ], "Z": [ 6470 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_20": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7342 ], "BLUT": [ 7343 ], "C0": [ 7095 ], "Z": [ 6478 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_20_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7344 ], "B": [ 4717 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7342 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_20_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7344 ], "B": [ 4717 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7343 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_21": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7345 ], "BLUT": [ 7346 ], "C0": [ 7103 ], "Z": [ 6490 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_21_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4729 ], "B": [ 7347 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7345 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_21_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4729 ], "B": [ 7347 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7346 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_2_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4709 ], "B": [ 7348 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7340 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_2_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4709 ], "B": [ 7348 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7341 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_3": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7349 ], "BLUT": [ 7350 ], "C0": [ 7091 ], "Z": [ 6472 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_3_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4711 ], "B": [ 7351 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7349 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_3_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4711 ], "B": [ 7351 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7350 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_4": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7352 ], "BLUT": [ 7353 ], "C0": [ 7081 ], "Z": [ 6464 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_4_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7354 ], "B": [ 4703 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7352 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_4_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7354 ], "B": [ 4703 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7353 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_5": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7355 ], "BLUT": [ 7356 ], "C0": [ 7097 ], "Z": [ 6480 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_5_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7357 ], "B": [ 4719 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7355 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_5_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7357 ], "B": [ 4719 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7356 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_6": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7358 ], "BLUT": [ 7359 ], "C0": [ 7098 ], "Z": [ 6482 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_6_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4721 ], "B": [ 7360 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7358 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_6_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4721 ], "B": [ 7360 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7359 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_7": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7361 ], "BLUT": [ 7362 ], "C0": [ 7076 ], "Z": [ 6502 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_7_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4741 ], "B": [ 7363 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7361 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_7_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4741 ], "B": [ 7363 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7362 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_8": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7364 ], "BLUT": [ 7365 ], "C0": [ 7100 ], "Z": [ 6486 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_8_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4725 ], "B": [ 7366 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7364 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_8_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4725 ], "B": [ 7366 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7365 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_9": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7367 ], "BLUT": [ 7368 ], "C0": [ 7071 ], "Z": [ 6498 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_9_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7369 ], "B": [ 4737 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7367 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_9_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7369 ], "B": [ 4737 ], "C": [ 4951 ], "D": [ 53 ], "Z": [ 7368 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111101011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7370 ], "C": [ 4723 ], "D": [ 53 ], "Z": [ 7305 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 4951 ], "B": [ 7370 ], "C": [ 4723 ], "D": [ 53 ], "Z": [ 7306 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4689 ], "C": [ 1694 ], "D": [ 53 ], "Z": [ 7053 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 7060 ], "A1": [ 4253 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 7054 ], "COUT": [ 7371 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7372 ], "S1": [ 7373 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_A0_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4690 ], "C": [ 1690 ], "D": [ 53 ], "Z": [ 7060 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1691 ], "C": [ 4691 ], "D": [ 53 ], "Z": [ 4253 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_A1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4692 ], "C": [ 1658 ], "D": [ 53 ], "Z": [ 4252 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 4252 ], "A1": [ 7064 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 7371 ], "COUT": [ 7374 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 7375 ], "S1": [ 7376 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_A1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1659 ], "C": [ 4693 ], "D": [ 53 ], "Z": [ 7064 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_S1_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5131 ], "B": [ 5127 ], "C": [ 7372 ], "D": [ 7375 ], "Z": [ 7377 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_S1_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001001000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5129 ], "B": [ 5125 ], "C": [ 7056 ], "D": [ 7373 ], "Z": [ 7378 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 53 ], "C": [ 4682 ], "D": [ 1688 ], "Z": [ 7051 ] } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 5133 ], "B": [ 7376 ], "C": [ 7378 ], "D": [ 7377 ], "Z": [ 7052 ] } }, "u_spi_engine.nm_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1086 ], "LSR": [ 7379 ], "Q": [ 7039 ] } }, "u_spi_engine.nm_start_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7007 ], "C": [ 6920 ], "D": [ 6915 ], "Z": [ 7379 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 1707 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 1744 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 1719 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 1720 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 1714 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 1715 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 1709 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 1710 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 1739 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 1740 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 1734 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 1735 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 1729 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 1730 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 1724 ] } }, "u_spi_engine.num_neurons_graph_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 103 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 1725 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 6990 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 97 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 6993 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 6992 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 96 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 89 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 88 ] } }, "u_spi_engine.opcode_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6819 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 87 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 7381 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 7382 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 7383 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 7384 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 7385 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 7386 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 7387 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7380 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 7388 ] } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7036 ], "D": [ 85 ], "Z": [ 7380 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6724 ], "LSR": [ 3 ], "Q": [ 5200 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6726 ], "LSR": [ 3 ], "Q": [ 5188 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6728 ], "LSR": [ 3 ], "Q": [ 5258 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6730 ], "LSR": [ 3 ], "Q": [ 5231 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6732 ], "LSR": [ 3 ], "Q": [ 5212 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6734 ], "LSR": [ 3 ], "Q": [ 5243 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6736 ], "LSR": [ 3 ], "Q": [ 5215 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6738 ], "LSR": [ 3 ], "Q": [ 5227 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6740 ], "LSR": [ 3 ], "Q": [ 5247 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6742 ], "LSR": [ 3 ], "Q": [ 5180 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6744 ], "LSR": [ 3 ], "Q": [ 5192 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6746 ], "LSR": [ 3 ], "Q": [ 5196 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6748 ], "LSR": [ 3 ], "Q": [ 5176 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6750 ], "LSR": [ 3 ], "Q": [ 5239 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6752 ], "LSR": [ 3 ], "Q": [ 5255 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6754 ], "LSR": [ 3 ], "Q": [ 5220 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6756 ], "LSR": [ 3 ], "Q": [ 5204 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6758 ], "LSR": [ 3 ], "Q": [ 5251 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6760 ], "LSR": [ 3 ], "Q": [ 5184 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6762 ], "LSR": [ 3 ], "Q": [ 5235 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6764 ], "LSR": [ 3 ], "Q": [ 5170 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6766 ], "LSR": [ 3 ], "Q": [ 5208 ] } }, "u_spi_engine.ram_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 6768 ], "LSR": [ 3 ], "Q": [ 5224 ] } }, "u_spi_engine.ram_req_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7390 ], "B": [ 164 ], "C": [ 165 ], "D": [ 174 ], "Z": [ 170 ] } }, "u_spi_engine.ram_req_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 272 ], "Z": [ 165 ] } }, "u_spi_engine.ram_req_LUT4_A_C_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 274 ], "Z": [ 176 ] } }, "u_spi_engine.ram_req_LUT4_A_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 273 ], "Z": [ 150 ] } }, "u_spi_engine.ram_req_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7390 ], "C": [ 164 ], "D": [ 174 ], "Z": [ 168 ] } }, "u_spi_engine.ram_req_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 177 ], "D": [ 149 ], "Z": [ 151 ] } }, "u_spi_engine.ram_req_LUT4_B_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 178 ], "D": [ 129 ], "Z": [ 167 ] } }, "u_spi_engine.ram_req_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7391 ], "LSR": [ 6923 ], "Q": [ 7390 ] } }, "u_spi_engine.ram_req_TRELLIS_FF_Q_DI_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 72 ], "D": [ 7391 ], "Z": [ 7389 ] } }, "u_spi_engine.ram_req_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7021 ], "D": [ 7018 ], "Z": [ 7391 ] } }, "u_spi_engine.ram_wdata_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7392 ], "B": [ 164 ], "C": [ 7393 ], "D": [ 174 ], "Z": [ 262 ] } }, "u_spi_engine.ram_wdata_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1583 ], "C": [ 4800 ], "D": [ 1315 ], "Z": [ 7393 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7394 ], "B": [ 164 ], "C": [ 7395 ], "D": [ 174 ], "Z": [ 269 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7396 ], "B": [ 164 ], "C": [ 7397 ], "D": [ 174 ], "Z": [ 268 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4804 ], "C": [ 1581 ], "D": [ 1315 ], "Z": [ 7397 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7398 ], "B": [ 164 ], "C": [ 7399 ], "D": [ 174 ], "Z": [ 263 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4814 ], "C": [ 1576 ], "D": [ 1315 ], "Z": [ 7399 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7400 ], "B": [ 164 ], "C": [ 7401 ], "D": [ 174 ], "Z": [ 264 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_3_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4812 ], "C": [ 1577 ], "D": [ 1315 ], "Z": [ 7401 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7402 ], "B": [ 164 ], "C": [ 7403 ], "D": [ 174 ], "Z": [ 267 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_4_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4806 ], "C": [ 1580 ], "D": [ 1315 ], "Z": [ 7403 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7404 ], "B": [ 164 ], "C": [ 7405 ], "D": [ 174 ], "Z": [ 265 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_5_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4810 ], "C": [ 1578 ], "D": [ 1315 ], "Z": [ 7405 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7406 ], "B": [ 164 ], "C": [ 7407 ], "D": [ 174 ], "Z": [ 266 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_6_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4808 ], "C": [ 1579 ], "D": [ 1315 ], "Z": [ 7407 ] } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 4802 ], "C": [ 1582 ], "D": [ 1315 ], "Z": [ 7395 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7381 ], "LSR": [ 3 ], "Q": [ 7392 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7382 ], "LSR": [ 3 ], "Q": [ 7398 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7383 ], "LSR": [ 3 ], "Q": [ 7400 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7384 ], "LSR": [ 3 ], "Q": [ 7404 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7385 ], "LSR": [ 3 ], "Q": [ 7406 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7386 ], "LSR": [ 3 ], "Q": [ 7402 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7387 ], "LSR": [ 3 ], "Q": [ 7396 ] } }, "u_spi_engine.ram_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7408 ], "CLK": [ 2 ], "DI": [ 7388 ], "LSR": [ 3 ], "Q": [ 7394 ] } }, "u_spi_engine.ram_wr_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7409 ], "B": [ 164 ], "C": [ 1586 ], "D": [ 174 ], "Z": [ 270 ] } }, "u_spi_engine.ram_wr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7389 ], "CLK": [ 2 ], "DI": [ 7410 ], "LSR": [ 3 ], "Q": [ 7409 ] } }, "u_spi_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 7021 ], "Z": [ 7410 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6974 ], "CLK": [ 2 ], "DI": [ 7411 ], "LSR": [ 3 ], "Q": [ 6973 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6974 ], "CLK": [ 2 ], "DI": [ 7412 ], "LSR": [ 3 ], "Q": [ 7413 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6933 ], "C": [ 7413 ], "D": [ 6973 ], "Z": [ 7412 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6974 ], "CLK": [ 2 ], "DI": [ 7414 ], "LSR": [ 3 ], "Q": [ 7415 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 7415 ], "C": [ 7413 ], "D": [ 6973 ], "Z": [ 7414 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 6974 ], "CLK": [ 2 ], "DI": [ 7416 ], "LSR": [ 3 ], "Q": [ 7417 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7417 ], "C": [ 7416 ], "D": [ 6974 ], "Z": [ 94 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7415 ], "C": [ 7414 ], "D": [ 6974 ], "Z": [ 6958 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_LUT4_C_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7413 ], "C": [ 7412 ], "D": [ 6974 ], "Z": [ 6956 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7418 ], "BLUT": [ 7419 ], "C0": [ 6973 ], "Z": [ 7416 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 7417 ], "C": [ 7415 ], "D": [ 7413 ], "Z": [ 7418 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6933 ], "D": [ 7417 ], "Z": [ 7419 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7420 ], "BLUT": [ 7421 ], "C0": [ 7010 ], "Z": [ 6974 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 6722 ], "C": [ 85 ], "D": [ 7013 ], "Z": [ 7420 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 6722 ], "C": [ 85 ], "D": [ 7013 ], "Z": [ 7421 ] } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6933 ], "D": [ 6973 ], "Z": [ 7411 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7422 ], "LSR": [ "0" ], "Q": [ 7423 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7424 ], "LSR": [ "0" ], "Q": [ 7425 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7426 ], "B": [ 6920 ], "C": [ 6915 ], "D": [ 7427 ], "Z": [ 7422 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7426 ], "C": [ 6920 ], "D": [ 7428 ], "Z": [ 7010 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6674 ], "B": [ 62 ], "C": [ 7003 ], "D": [ 7007 ], "Z": [ 7428 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6722 ], "D": [ 85 ], "Z": [ 6819 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_LUT4_D_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6712 ], "D": [ 6717 ], "Z": [ 7003 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6715 ], "B": [ 6714 ], "C": [ 6713 ], "D": [ 6716 ], "Z": [ 7007 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 72 ], "D": [ 76 ], "Z": [ 85 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7429 ], "BLUT": [ 7430 ], "C0": [ 7431 ], "Z": [ 7013 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7423 ], "C": [ 7432 ], "D": [ 7433 ], "Z": [ 7429 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010101010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7417 ], "B": [ 7423 ], "C": [ 7432 ], "D": [ 7433 ], "Z": [ 7430 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7434 ], "BLUT": [ 7435 ], "C0": [ 7432 ], "Z": [ 7431 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7423 ], "B": [ 7415 ], "C": [ 7413 ], "D": [ 6973 ], "Z": [ 7434 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011110111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7423 ], "B": [ 7415 ], "C": [ 7413 ], "D": [ 6973 ], "Z": [ 7435 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 96 ], "B": [ 97 ], "C": [ 7433 ], "D": [ 91 ], "Z": [ 7436 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7436 ], "BLUT": [ 7437 ], "C0": [ 98 ], "Z": [ 6929 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 7437 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7417 ], "B": [ 7415 ], "C": [ 7413 ], "D": [ 6973 ], "Z": [ 7433 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7438 ], "LSR": [ "0" ], "Q": [ 7432 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7424 ], "D": [ 7422 ], "Z": [ 7438 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6715 ], "B": [ 6714 ], "C": [ 6713 ], "D": [ 6716 ], "Z": [ 7426 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6674 ], "C": [ 62 ], "D": [ 7003 ], "Z": [ 6920 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6715 ], "B": [ 6714 ], "C": [ 6713 ], "D": [ 6716 ], "Z": [ 7014 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 6819 ], "Z": [ 7031 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7423 ], "C": [ 6819 ], "D": [ 7010 ], "Z": [ 7427 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7439 ], "BLUT": [ 7440 ], "C0": [ 7010 ], "Z": [ 7424 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7425 ], "C": [ 6819 ], "D": [ 7428 ], "Z": [ 7439 ] } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 7425 ], "C": [ 6819 ], "D": [ 7428 ], "Z": [ 7440 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 4767 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 4768 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 4769 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 4770 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 4771 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 4772 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 4773 ] } }, "u_spi_engine.run_num_layers_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1088 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 4774 ] } }, "u_spi_engine.run_start_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 1086 ], "LSR": [ 7441 ], "Q": [ 1313 ] } }, "u_spi_engine.run_start_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 1087 ], "D": [ 85 ], "Z": [ 7441 ] } }, "u_spi_engine.state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7020 ], "LSR": [ "0" ], "Q": [ 6722 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7035 ], "LSR": [ "0" ], "Q": [ 7036 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7024 ], "LSR": [ "0" ], "Q": [ 83 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7017 ], "LSR": [ "0" ], "Q": [ 7021 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7022 ], "LSR": [ "0" ], "Q": [ 146 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7009 ], "LSR": [ "0" ], "Q": [ 1087 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7006 ], "LSR": [ "0" ], "Q": [ 75 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7012 ], "LSR": [ "0" ], "Q": [ 6933 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7019 ], "LSR": [ "0" ], "Q": [ 6994 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7032 ], "LSR": [ "0" ], "Q": [ 84 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7028 ], "LSR": [ "0" ], "Q": [ 6946 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7442 ], "LSR": [ "0" ], "Q": [ 7018 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 7380 ], "Z": [ 7442 ] } }, "u_spi_engine.state_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7016 ], "LSR": [ "0" ], "Q": [ 6899 ] } }, "u_spi_engine.status_done_sticky_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:242.5-252.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7443 ], "CLK": [ 2 ], "DI": [ 6815 ], "LSR": [ 52 ], "Q": [ 7444 ] } }, "u_spi_engine.status_done_sticky_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6933 ], "B": [ 76 ], "C": [ 6815 ], "D": [ 6988 ], "Z": [ 7443 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7445 ], "CLK": [ 2 ], "DI": [ 6718 ], "LSR": [ 3 ], "Q": [ 6928 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7445 ], "CLK": [ 2 ], "DI": [ 7444 ], "LSR": [ 3 ], "Q": [ 6989 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7445 ], "CLK": [ 2 ], "DI": [ 1349 ], "LSR": [ 3 ], "Q": [ 6931 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7446 ], "BLUT": [ 7447 ], "C0": [ 6819 ], "Z": [ 7445 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6674 ], "B": [ 62 ], "C": [ 7003 ], "D": [ 7007 ], "Z": [ 7446 ] } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 7447 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 1269 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 1265 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 1234 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 1289 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 1288 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 1272 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 1238 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 1240 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 1281 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 1244 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 1248 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 1291 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 1236 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 1250 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 1252 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 1256 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 1284 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 1287 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 1274 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 1285 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 1260 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 1286 ] } }, "u_spi_engine.table_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7026 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 1277 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 7326 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 7304 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 7354 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 7311 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 7338 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 7348 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 7351 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 7323 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 7335 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 7344 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 7357 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 7360 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 7370 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 7366 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 7329 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 7347 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 7314 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 7320 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 7317 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 7369 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 7339 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 7363 ] } }, "u_spi_engine.w_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 105 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 7332 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 62 ], "LSR": [ 3 ], "Q": [ 2038 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6674 ], "LSR": [ 3 ], "Q": [ 2039 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6697 ], "LSR": [ 3 ], "Q": [ 2023 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6699 ], "LSR": [ 3 ], "Q": [ 2024 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6701 ], "LSR": [ 3 ], "Q": [ 2020 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6703 ], "LSR": [ 3 ], "Q": [ 2021 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6705 ], "LSR": [ 3 ], "Q": [ 2016 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6707 ], "LSR": [ 3 ], "Q": [ 2017 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6709 ], "LSR": [ 3 ], "Q": [ 2040 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6711 ], "LSR": [ 3 ], "Q": [ 2041 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6687 ], "LSR": [ 3 ], "Q": [ 2043 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6689 ], "LSR": [ 3 ], "Q": [ 2044 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6717 ], "LSR": [ 3 ], "Q": [ 2035 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6691 ], "LSR": [ 3 ], "Q": [ 2046 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6693 ], "LSR": [ 3 ], "Q": [ 2047 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6695 ], "LSR": [ 3 ], "Q": [ 2049 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6712 ], "LSR": [ 3 ], "Q": [ 2036 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6716 ], "LSR": [ 3 ], "Q": [ 2032 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6713 ], "LSR": [ 3 ], "Q": [ 2033 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6714 ], "LSR": [ 3 ], "Q": [ 2029 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6715 ], "LSR": [ 3 ], "Q": [ 2030 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6683 ], "LSR": [ 3 ], "Q": [ 2026 ] } }, "u_spi_engine.x_base_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:315.5-735.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 70 ], "CLK": [ 2 ], "DI": [ 6685 ], "LSR": [ 3 ], "Q": [ 2027 ] } }, "u_spi_slave": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_module_not_derived": "00000000000000000000000000000001", "cell_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:69.15-78.6", "module": "spi_slave", "module_src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:21.1-206.10" }, "port_directions": { }, "connections": { } }, "u_spi_slave.bit_count_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7448 ], "CLK": [ 2 ], "DI": [ 7449 ], "LSR": [ 7450 ], "Q": [ 6943 ] } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7448 ], "CLK": [ 2 ], "DI": [ 7451 ], "LSR": [ 7450 ], "Q": [ 6942 ] } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7448 ], "CLK": [ 2 ], "DI": [ 7452 ], "LSR": [ 7450 ], "Q": [ 6941 ] } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 6943 ], "Z": [ 7449 ] } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6942 ], "D": [ 6943 ], "Z": [ 7451 ] } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6941 ], "C": [ 6942 ], "D": [ 6943 ], "Z": [ 7452 ] } }, "u_spi_slave.cs_end_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3 ], "D": [ 72 ], "Z": [ 6923 ] } }, "u_spi_slave.cs_end_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7018 ], "D": [ 72 ], "Z": [ 7408 ] } }, "u_spi_slave.cs_end_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7453 ], "LSR": [ 7450 ], "Q": [ 72 ] } }, "u_spi_slave.cs_n_prev_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6938 ], "D": [ 7448 ], "Z": [ 7454 ] } }, "u_spi_slave.cs_n_prev_LUT4_C_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 6941 ], "C": [ 6942 ], "D": [ 6943 ], "Z": [ 7455 ] } }, "u_spi_slave.cs_n_prev_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:93.5-101.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 6940 ], "LSR": [ 3 ], "Q": [ 6938 ] } }, "u_spi_slave.cs_n_s_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7456 ], "LSR": [ 3 ], "Q": [ 6940 ] } }, "u_spi_slave.cs_n_sync_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7457 ], "LSR": [ 3 ], "Q": [ 7456 ] } }, "u_spi_slave.cs_n_sync_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7 ], "LSR": [ 3 ], "Q": [ 7457 ] } }, "u_spi_slave.cs_rose_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6940 ], "D": [ 6938 ], "Z": [ 7453 ] } }, "u_spi_slave.miso_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 7459 ], "LSR": [ 3 ], "Q": [ 6 ] } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7460 ], "C": [ 6939 ], "D": [ 7461 ], "Z": [ 7459 ] } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7462 ], "BLUT": [ 7463 ], "C0": [ 6929 ], "Z": [ 7461 ] } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001001101011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 6946 ], "B": [ 4801 ], "C": [ 6812 ], "D": [ 6933 ], "Z": [ 7462 ] } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 6946 ], "D": [ 6812 ], "Z": [ 7463 ] } }, "u_spi_slave.mosi_s_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7464 ], "LSR": [ 3 ], "Q": [ 7465 ] } }, "u_spi_slave.mosi_sync_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7466 ], "LSR": [ 3 ], "Q": [ 7464 ] } }, "u_spi_slave.mosi_sync_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 5 ], "LSR": [ 3 ], "Q": [ 7466 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7468 ], "LSR": [ 3 ], "Q": [ 6715 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7465 ], "LSR": [ 3 ], "Q": [ 62 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7469 ], "LSR": [ 3 ], "Q": [ 6674 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7470 ], "LSR": [ 3 ], "Q": [ 6717 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7471 ], "LSR": [ 3 ], "Q": [ 6712 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7472 ], "LSR": [ 3 ], "Q": [ 6716 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7473 ], "LSR": [ 3 ], "Q": [ 6713 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7467 ], "CLK": [ 2 ], "DI": [ 7474 ], "LSR": [ 3 ], "Q": [ 6714 ] } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7455 ], "D": [ 7454 ], "Z": [ 7467 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7474 ], "LSR": [ 3 ], "Q": [ 7468 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7473 ], "LSR": [ 3 ], "Q": [ 7474 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7465 ], "LSR": [ 3 ], "Q": [ 7469 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7469 ], "LSR": [ 3 ], "Q": [ 7470 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7470 ], "LSR": [ 3 ], "Q": [ 7471 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7471 ], "LSR": [ 3 ], "Q": [ 7472 ] } }, "u_spi_slave.rx_shift_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7454 ], "CLK": [ 2 ], "DI": [ 7472 ], "LSR": [ 3 ], "Q": [ 7473 ] } }, "u_spi_slave.rx_valid_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000011010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 83 ], "B": [ 76 ], "C": [ 7002 ], "D": [ 82 ], "Z": [ 7475 ] } }, "u_spi_slave.rx_valid_LUT4_B_Z_PFUMX_ALUT": { "hide_name": 0, "type": "PFUMX", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:138.19-138.63" }, "port_directions": { "ALUT": "input", "BLUT": "input", "C0": "input", "Z": "output" }, "connections": { "ALUT": [ 7475 ], "BLUT": [ 7476 ], "C0": [ 80 ], "Z": [ 6831 ] } }, "u_spi_slave.rx_valid_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ "0" ], "Z": [ 7476 ] } }, "u_spi_slave.rx_valid_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7455 ], "LSR": [ 7477 ], "Q": [ 76 ] } }, "u_spi_slave.rx_valid_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 7450 ], "D": [ 7448 ], "Z": [ 7477 ] } }, "u_spi_slave.sclk_prev_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7478 ], "B": [ 6940 ], "C": [ 6938 ], "D": [ 7479 ], "Z": [ 7458 ] } }, "u_spi_slave.sclk_prev_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 7478 ], "C": [ 6940 ], "D": [ 7479 ], "Z": [ 7448 ] } }, "u_spi_slave.sclk_prev_LUT4_D_1_Z_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3 ], "C": [ 6940 ], "D": [ 6938 ], "Z": [ 7450 ] } }, "u_spi_slave.sclk_prev_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:93.5-101.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7478 ], "LSR": [ 3 ], "Q": [ 7479 ] } }, "u_spi_slave.sclk_s_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7480 ], "LSR": [ 3 ], "Q": [ 7478 ] } }, "u_spi_slave.sclk_sync_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 7481 ], "LSR": [ 3 ], "Q": [ 7480 ] } }, "u_spi_slave.sclk_sync_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:71.5-81.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 2 ], "DI": [ 4 ], "LSR": [ 3 ], "Q": [ 7481 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6947 ], "LSR": [ 3 ], "Q": [ 6985 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6980 ], "LSR": [ 3 ], "Q": [ 6984 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6983 ], "LSR": [ 3 ], "Q": [ 6951 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6953 ], "LSR": [ 3 ], "Q": [ 6948 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6950 ], "LSR": [ 3 ], "Q": [ 6964 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6966 ], "LSR": [ 3 ], "Q": [ 6959 ] } }, "u_spi_slave.tx_shift_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:119.5-204.8|/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 7458 ], "CLK": [ 2 ], "DI": [ 6961 ], "LSR": [ 3 ], "Q": [ 7460 ] } } }, "netnames": { "activation": { "hide_name": 0, "bits": [ 3908, 3906 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:94.27-94.37" } }, "arb_addr": { "hide_name": 0, "bits": [ 220, 190, 192, 214, 222, 224, 226, 228, 230, 232, 234, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 216, 218 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:335.28-335.36" } }, "arb_rdata": { "hide_name": 0, "bits": [ 132, 134, 136, 138, 140, 142, 144, 130 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:337.28-337.37" } }, "arb_ready": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:338.28-338.37" } }, "arb_req": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:333.28-333.35" } }, "arb_wdata": { "hide_name": 0, "bits": [ 254, 244, 238, 256, 250, 240, 248, 242 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:336.28-336.37" } }, "arb_wr": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:334.28-334.34" } }, "bias_addr": { "hide_name": 0, "bits": [ 5073, 5042, 5048, 5052, 5057, 5065, 5070, 5106, 5058, 5074, 5080, 5084, 5089, 5093, 5098, 5102, 5105, 5011, 5018, 5022, 5027, 5031, 5036 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:93.27-93.36" } }, "buf_a_base": { "hide_name": 0, "bits": [ 1852, 1853, 1847, 1848, 1842, 1843, 1837, 1838, 1832, 1833, 1827, 1828, 1822, 1823, 1816, 1817, 1877, 1878, 1882, 1883, 1887, 1888, 1892 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:109.27-109.37" } }, "buf_b_base": { "hide_name": 0, "bits": [ 3503, 3505, 3511, 3512, 3518, 3519, 3525, 3526, 3532, 3533, 3539, 3540, 3546, 3547, 3553, 3554, 3560, 3561, 3567, 3568, 3574, 3575, 3580 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:110.27-110.37" } }, "clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:32.16-32.19" } }, "cs_end": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:65.16-65.22" } }, "cs_n": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:42.17-42.21" } }, "graph_busy": { "hide_name": 0, "bits": [ 1084 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:120.17-120.27" } }, "graph_done": { "hide_name": 0, "bits": [ 1306 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:121.17-121.27" } }, "graph_err": { "hide_name": 0, "bits": [ 1349 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:122.17-122.26" } }, "graph_ram_addr": { "hide_name": 0, "bits": [ 1543, 1513, 1515, 1537, 1545, 1547, 1549, 1551, 1553, 1555, 1557, 1517, 1519, 1521, 1523, 1525, 1527, 1529, 1531, 1533, 1535, 1539, 1541 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:234.28-234.42" } }, "graph_ram_rdata": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:236.28-236.43" } }, "graph_ram_ready": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:237.28-237.43" } }, "graph_ram_req": { "hide_name": 0, "bits": [ 1559 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:232.28-232.41" } }, "graph_ram_wdata": { "hide_name": 0, "bits": [ 1583, 1576, 1577, 1578, 1579, 1580, 1581, 1582 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:235.28-235.43" } }, "graph_ram_wr": { "hide_name": 0, "bits": [ 1584 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:233.28-233.40" } }, "graph_rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:242.10-242.19" } }, "i8_mem_addr": { "hide_name": 0, "bits": [ 3401, 3402, 3413, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3414, 3415 ], "attributes": { } }, "i8_mem_lb_n": { "hide_name": 0, "bits": [ 3425 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:370.29-370.40" } }, "i8_mem_rdata": { "hide_name": 0, "bits": [ 3387, 3390, 3384, 3396, 3399, 3377, 3393, 3381, 3386, 3389, 3383, 3395, 3398, 3376, 3392, 3380 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:373.31-373.43" } }, "i8_mem_ready": { "hide_name": 0, "bits": [ 3457 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:374.32-374.44" } }, "i8_mem_req": { "hide_name": 0, "bits": [ 3427 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:366.29-366.39" } }, "i8_mem_ub_n": { "hide_name": 0, "bits": [ 3437 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:371.29-371.40" } }, "i8_mem_wdata": { "hide_name": 0, "bits": [ 3440, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3441, 3442, 3443, 3444, 3445, 3446, 3439 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:369.31-369.43" } }, "i8_mem_wr": { "hide_name": 0, "bits": [ 3455 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:367.29-367.38" } }, "miso": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:41.17-41.21" } }, "mosi": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:40.17-40.21" } }, "mux_nm_n_neurons": { "hide_name": 0, "bits": [ 7482 ], "attributes": { "unused_bits": "0 " } }, "n_inputs_real": { "hide_name": 0, "bits": [ 1688, 1694, 1690, 1691, 1658, 1659, 1663, 1664, 1668, 1669, 1673, 1674, 1678, 1679, 1683, 1684 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:95.27-95.40" } }, "n_neurons_real": { "hide_name": 0, "bits": [ 55 ], "attributes": { } }, "n_neurons_real_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 5119, 4952, 57, 60 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 61 ], "attributes": { } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 63, 64, 6918, 65 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 70 ], "attributes": { } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_B": { "hide_name": 0, "bits": [ 67, 65, 68 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 71, 72, 73, 74 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D": { "hide_name": 0, "bits": [ 75, 68 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 78, 86, 77 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_D_B": { "hide_name": 0, "bits": [ 78, 79, 80, 77 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 81 ], "attributes": { } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 91, 90 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 95, 92 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 69 ], "attributes": { } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 99, 100, 101 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_C_Z": { "hide_name": 0, "bits": [ 103 ], "attributes": { } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 104, 102 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "n_neurons_real_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 105 ], "attributes": { } }, "n_out": { "hide_name": 0, "bits": [ 1792, 1793, 1787, 1788, 1782, 1783, 1777, 1778, 1772, 1773, 1767, 1768, 1762, 1763, 1758, 1759 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:119.17-119.22" } }, "net_type": { "hide_name": 0, "bits": [ 1570, 1569, 1568, 1567, 1566, 1565, 1564, 1563 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:117.17-117.25" } }, "nm_busy": { "hide_name": 0, "bits": [ 1085 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:99.10-99.17" } }, "nm_done": { "hide_name": 0, "bits": [ 3671 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:100.10-100.17" } }, "nm_ram_addr": { "hide_name": 0, "bits": [ 4895, 4897, 4919, 4927, 4929, 4931, 4933, 4935, 4937, 4939, 4899, 4901, 4903, 4905, 4907, 4909, 4911, 4913, 4915, 4917, 4921, 4923, 4925 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:302.28-302.39" } }, "nm_ram_rdata": { "hide_name": 0, "bits": [ 152, 153, 154, 155, 156, 157, 158, 159 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:304.28-304.40" } }, "nm_ram_ready": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:305.28-305.40" } }, "nm_ram_req": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:300.28-300.38" } }, "nm_ram_wdata": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:303.28-303.40" } }, "nm_ram_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:301.28-301.37" } }, "nm_rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:298.10-298.16" } }, "nm_soft_rst": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:104.10-104.21" } }, "nm_start": { "hide_name": 0, "bits": [ 7039 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:98.10-98.18" } }, "num_neurons_graph": { "hide_name": 0, "bits": [ 1707, 1744, 1739, 1740, 1734, 1735, 1729, 1730, 1724, 1725, 1719, 1720, 1714, 1715, 1709, 1710 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:118.17-118.34" } }, "portc_rdata_bus": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:273.28-273.43" } }, "portc_ready_bus": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:274.28-274.43" } }, "psram_a": { "hide_name": 0, "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, "0" ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:48.38-48.45" } }, "psram_ce_n": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:50.38-50.48" } }, "psram_dq": { "hide_name": 0, "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:49.38-49.46" } }, "psram_lb_n": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:53.38-53.48" } }, "psram_mem_addr": { "hide_name": 0, "bits": [ 4827, 4828, 4839, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4840, 4841 ], "attributes": { } }, "psram_mem_lb_n": { "hide_name": 0, "bits": [ 4849 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:402.32-402.46" } }, "psram_mem_rdata": { "hide_name": 0, "bits": [ 4876, 4877, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4878, 4879, 4880, 4881, 4882, 4883 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:395.31-395.46" } }, "psram_mem_ready": { "hide_name": 0, "bits": [ 3433 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:396.31-396.46" } }, "psram_mem_req": { "hide_name": 0, "bits": [ 4852 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:398.32-398.45" } }, "psram_mem_ub_n": { "hide_name": 0, "bits": [ 4856 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:403.32-403.46" } }, "psram_mem_wdata": { "hide_name": 0, "bits": [ 4858, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4859, 4860, 4861, 4862, 4863, 4864, 4857 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:401.32-401.47" } }, "psram_mem_wr": { "hide_name": 0, "bits": [ 4873 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:399.32-399.44" } }, "psram_oe_n": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:51.38-51.48" } }, "psram_ub_n": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:54.38-54.48" } }, "psram_we_n": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:52.38-52.48" } }, "psram_zz_n": { "hide_name": 0, "bits": [ "1" ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:55.38-55.48" } }, "rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:33.16-33.19" } }, "run_num_layers": { "hide_name": 0, "bits": [ 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:112.28-112.42" } }, "run_start": { "hide_name": 0, "bits": [ 1313 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:111.27-111.36" } }, "rx_byte": { "hide_name": 0, "bits": [ 62, 6674, 6717, 6712, 6716, 6713, 6714, 6715 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:62.16-62.23" } }, "rx_valid": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:63.16-63.24" } }, "sclk": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:39.17-39.21" } }, "seq_busy": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:113.28-113.36" } }, "seq_done": { "hide_name": 0, "bits": [ 4820 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:114.28-114.36" } }, "seq_nm_activation": { "hide_name": 0, "bits": [ 3911, 3907 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:172.27-172.44" } }, "seq_nm_bias_addr": { "hide_name": 0, "bits": [ 4658, 4659, 4670, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4671, 4672, 4673 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:171.27-171.43" } }, "seq_nm_n_inputs": { "hide_name": 0, "bits": [ 4682, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4681, 4696, 4683, 4684, 4685, 4686, 4687, 4688 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:173.27-173.42" } }, "seq_nm_n_neurons": { "hide_name": 0, "bits": [ 56 ], "attributes": { } }, "seq_nm_start": { "hide_name": 0, "bits": [ 4697 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:175.27-175.39" } }, "seq_nm_w_base": { "hide_name": 0, "bits": [ 4699, 4701, 4723, 4731, 4733, 4735, 4737, 4739, 4741, 4743, 4703, 4705, 4707, 4709, 4711, 4713, 4715, 4717, 4719, 4721, 4725, 4727, 4729 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:170.27-170.40" } }, "seq_nm_x_base": { "hide_name": 0, "bits": [ 4744, 4745, 4756, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4757, 4758, 4759 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:169.27-169.40" } }, "seq_ram_addr": { "hide_name": 0, "bits": [ 4791, 4776, 4777, 4788, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4789, 4790 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:179.28-179.40" } }, "seq_ram_rdata": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:181.28-181.41" } }, "seq_ram_ready": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:182.28-182.41" } }, "seq_ram_req": { "hide_name": 0, "bits": [ 1558 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:177.28-177.39" } }, "seq_ram_wdata": { "hide_name": 0, "bits": [ 4800, 4814, 4812, 4810, 4808, 4806, 4804, 4802 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:180.28-180.41" } }, "seq_ram_wr": { "hide_name": 0, "bits": [ 1585 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:178.28-178.38" } }, "spi_ram_addr": { "hide_name": 0, "bits": [ 5200, 5188, 5176, 5204, 5251, 5184, 5235, 5170, 5208, 5224, 5258, 5231, 5212, 5243, 5215, 5227, 5247, 5180, 5192, 5196, 5239, 5255, 5220 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:86.28-86.40" } }, "spi_ram_rdata": { "hide_name": 0, "bits": [ 133, 135, 137, 139, 141, 143, 145, 131 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:88.28-88.41" } }, "spi_ram_ready": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:89.28-89.41" } }, "spi_ram_req": { "hide_name": 0, "bits": [ 7390 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:84.28-84.39" } }, "spi_ram_wdata": { "hide_name": 0, "bits": [ 7392, 7398, 7400, 7404, 7406, 7402, 7396, 7394 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:87.28-87.41" } }, "spi_ram_wr": { "hide_name": 0, "bits": [ 7409 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:85.28-85.38" } }, "table_base": { "hide_name": 0, "bits": [ 1269, 1265, 1236, 1284, 1287, 1274, 1285, 1260, 1286, 1277, 1234, 1289, 1288, 1272, 1238, 1240, 1281, 1244, 1248, 1291, 1250, 1252, 1256 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:108.27-108.37" } }, "u_arbiter.a_addr": { "hide_name": 0, "bits": [ 5200, 5188, 5176, 5204, 5251, 5184, 5235, 5170, 5208, 5224, 5258, 5231, 5212, 5243, 5215, 5227, 5247, 5180, 5192, 5196, 5239, 5255, 5220 ], "attributes": { "hdlname": "u_arbiter a_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:43.35-43.41" } }, "u_arbiter.a_rdata": { "hide_name": 0, "bits": [ 133, 135, 137, 139, 141, 143, 145, 131 ], "signed": 1, "attributes": { "hdlname": "u_arbiter a_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:45.35-45.42" } }, "u_arbiter.a_ready": { "hide_name": 0, "bits": [ 147 ], "attributes": { "hdlname": "u_arbiter a_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:46.35-46.42" } }, "u_arbiter.a_ready_LUT4_C_Z": { "hide_name": 0, "bits": [ 148 ], "attributes": { } }, "u_arbiter.a_req": { "hide_name": 0, "bits": [ 7390 ], "attributes": { "hdlname": "u_arbiter a_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:41.35-41.40" } }, "u_arbiter.a_wdata": { "hide_name": 0, "bits": [ 7392, 7398, 7400, 7404, 7406, 7402, 7396, 7394 ], "signed": 1, "attributes": { "hdlname": "u_arbiter a_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:44.35-44.42" } }, "u_arbiter.a_wr": { "hide_name": 0, "bits": [ 7409 ], "attributes": { "hdlname": "u_arbiter a_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:42.35-42.39" } }, "u_arbiter.b_addr": { "hide_name": 0, "bits": [ 4895, 4897, 4919, 4927, 4929, 4931, 4933, 4935, 4937, 4939, 4899, 4901, 4903, 4905, 4907, 4909, 4911, 4913, 4915, 4917, 4921, 4923, 4925 ], "attributes": { "hdlname": "u_arbiter b_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:54.35-54.41" } }, "u_arbiter.b_rdata": { "hide_name": 0, "bits": [ 152, 153, 154, 155, 156, 157, 158, 159 ], "signed": 1, "attributes": { "hdlname": "u_arbiter b_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:56.35-56.42" } }, "u_arbiter.b_ready": { "hide_name": 0, "bits": [ 161 ], "attributes": { "hdlname": "u_arbiter b_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:57.35-57.42" } }, "u_arbiter.b_ready_LUT4_D_Z": { "hide_name": 0, "bits": [ 5165, 4942, 162, 52 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 149, 164, 163, 165 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z": { "hide_name": 0, "bits": [ 169, 166, 171, 175 ], "attributes": { } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_arbiter.b_ready_TRELLIS_FF_Q_LSR_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_arbiter.b_req": { "hide_name": 0, "bits": [ 164 ], "attributes": { "hdlname": "u_arbiter b_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:52.35-52.40" } }, "u_arbiter.b_wdata": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_arbiter b_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:55.35-55.42" } }, "u_arbiter.b_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_arbiter b_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:53.35-53.39" } }, "u_arbiter.c_rdata": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "hdlname": "u_arbiter c_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:67.35-67.42" } }, "u_arbiter.c_ready": { "hide_name": 0, "bits": [ 187 ], "attributes": { "hdlname": "u_arbiter c_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:68.35-68.42" } }, "u_arbiter.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_arbiter clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:34.16-34.19" } }, "u_arbiter.m_addr": { "hide_name": 0, "bits": [ 220, 190, 192, 214, 222, 224, 226, 228, 230, 232, 234, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 216, 218 ], "attributes": { "hdlname": "u_arbiter m_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:76.34-76.40" } }, "u_arbiter.m_rdata": { "hide_name": 0, "bits": [ 132, 134, 136, 138, 140, 142, 144, 130 ], "signed": 1, "attributes": { "hdlname": "u_arbiter m_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:79.34-79.41" } }, "u_arbiter.m_ready": { "hide_name": 0, "bits": [ 149 ], "attributes": { "hdlname": "u_arbiter m_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:80.34-80.41" } }, "u_arbiter.m_req": { "hide_name": 0, "bits": [ 236 ], "attributes": { "hdlname": "u_arbiter m_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:74.34-74.39" } }, "u_arbiter.m_req_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 3438, 3457, 237 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_arbiter.m_wdata": { "hide_name": 0, "bits": [ 254, 244, 238, 256, 250, 240, 248, 242 ], "signed": 1, "attributes": { "hdlname": "u_arbiter m_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:77.34-77.41" } }, "u_arbiter.m_wdata_LUT4_C_Z": { "hide_name": 0, "bits": [ 259, 245, 239, 257, 260, 247, 253, 243, 255, 246, 252, 258, 251, 241, 249, 261 ], "attributes": { } }, "u_arbiter.m_wr": { "hide_name": 0, "bits": [ 271 ], "attributes": { "hdlname": "u_arbiter m_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:75.34-75.38" } }, "u_arbiter.owner": { "hide_name": 0, "bits": [ 272, 177, 273, 274 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_arbiter.owner_LUT4_C_Z": { "hide_name": 0, "bits": [ 188 ], "attributes": { } }, "u_arbiter.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_arbiter rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mem_arbiter.v:35.16-35.19" } }, "u_graph_engine.act_rd_data": { "hide_name": 0, "bits": [ 2172, 2174, 2175, 2177, 2170, 2171, 2176, 2173 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine act_rd_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:188.34-188.45" } }, "u_graph_engine.act_wr_addr": { "hide_name": 0, "bits": [ 283, 277, 279, 285, 287, 289, 291, 293, 295, 297, 299, 281 ], "attributes": { "hdlname": "u_graph_engine act_wr_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:185.34-185.45" } }, "u_graph_engine.act_wr_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 282, 276, 278, 284, 286, 288, 290, 292, 294, 296, 298, 280 ], "attributes": { } }, "u_graph_engine.act_wr_data": { "hide_name": 0, "bits": [ 340, 326, 328, 330, 332, 334, 336, 338 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine act_wr_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:186.34-186.45" } }, "u_graph_engine.act_wr_data_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 339, 325, 327, 329, 331, 333, 335, 337 ], "attributes": { } }, "u_graph_engine.act_wr_en": { "hide_name": 0, "bits": [ 349 ], "attributes": { "hdlname": "u_graph_engine act_wr_en", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:184.34-184.43" } }, "u_graph_engine.act_wr_en_TRELLIS_FF_DI_Q": { "hide_name": 0, "bits": [ 352, 1611, 1621, 351, 350 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.act_wr_en_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 353 ], "attributes": { } }, "u_graph_engine.act_wr_en_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 354 ], "attributes": { } }, "u_graph_engine.activation_reg": { "hide_name": 0, "bits": [ 358, 357 ], "attributes": { "hdlname": "u_graph_engine activation_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:221.23-221.37" } }, "u_graph_engine.activation_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 372, 359, 365, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN": { "hide_name": 0, "bits": [ 370 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 376 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 372, 359, 383, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 763, 381, 384 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 385 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 391 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 392 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 386 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 398 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 399 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 387 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 405 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 406 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 388 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 412 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 413 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 389 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0": { "hide_name": 0, "bits": [ 414 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 421 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 422 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 415 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 428 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0": { "hide_name": 0, "bits": [ 416 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 417 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 437 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 438 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 418 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A0": { "hide_name": 0, "bits": [ 439 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 440 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 450 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 451 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B0": { "hide_name": 0, "bits": [ 441 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 442 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 443 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 456 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 457 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 459, 460 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 465 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 470 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 475 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 480 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 485 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 492 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 499 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 506 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 509 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 516, 510, 521, 525, 529 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 515 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 517 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 526 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 527 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 511 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 550, 507, 537, 538, 542 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 539 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 540 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 528, 508, 551, 530, 554 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 514 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 552 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 553 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 573, 500, 558, 559, 563 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 560 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 561 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 541, 501, 574, 543, 577 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 549 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 575 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 576 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 596, 493, 581, 582, 586 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 584 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 562, 494, 597, 564, 600 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 572 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 598 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 599 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 617, 486, 605, 601, 608 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 606 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 607 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 585, 487, 618, 587, 621 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 595 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 619 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 620 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 394, 395, 396, 397, 393 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 625 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 626 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 401, 402, 403, 404, 400 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 616 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 635 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 636 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 424, 425, 426, 427, 423 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 640 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 641 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 408, 409, 410, 411, 407 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 634 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 650 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 651 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 446, 447, 448, 449 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 653 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 654 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 433, 434, 435, 436, 432 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 663 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 755, 674, 680, 668 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 656, 657, 658, 452, 655 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 679 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 673 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 685 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 690 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 695 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 700 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 705 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 710 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 715 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 716 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 850, 853, 523, 524, 516 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 721 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 722 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 717 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 530, 531, 532, 533, 528 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 518, 519, 520 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 720 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 543, 544, 545, 546, 541 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 538, 534, 535, 536, 550 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 725 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 564, 565, 566, 567, 562 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 559, 555, 556, 557, 573 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 730 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 587, 588, 589, 590, 585 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 582, 578, 579, 580, 596 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 735 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 404, 609, 610, 611, 401 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 601, 602, 603, 604, 617 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 740 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 411, 627, 628, 629, 408 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 397, 622, 623, 624, 394 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 745 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 436, 642, 643, 644, 433 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 427, 637, 638, 639, 424 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 750 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 649 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 642, 643, 644, 446, 652 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 756 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 757 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 452, 453, 454, 455 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 762, 362, 365 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 458 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 762, 363, 366 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 762, 444, 1001 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 762, 445, 1002 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 762, 419, 1005 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 762, 420, 1006 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 390 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 762, 380, 383 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 763, 374, 377 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 763, 375, 378 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 764 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 769 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 770 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 765 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 771 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 772 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 766 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 773 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 774 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 767 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 775 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 776 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 768 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 777 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 782 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 783 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 778 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 784 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 785 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 779 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 786 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 787 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 780 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 788 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 789 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 781 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 368, 372 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 369, 373 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_COUT": { "hide_name": 0, "bits": [ 371 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1": { "hide_name": 0, "bits": [ 373, 862, 863, 794, 860 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 793 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 798 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 803 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 808 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 813 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 818 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 823 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 828 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 833 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 831, 834 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A0": { "hide_name": 0, "bits": [ 836 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1": { "hide_name": 0, "bits": [ 837 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1_LUT4_Z_A": { "hide_name": 0, "bits": [ 847, 516, 510, 844 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 844, 516, 842, 845 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B0": { "hide_name": 0, "bits": [ 838 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1": { "hide_name": 0, "bits": [ 839 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 842, 843 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 851 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 852 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 841 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 763, 832, 835 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 835, 854, 855, 856, 857, 861 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 858 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 859 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 826, 829 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 827, 830 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 864 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 869, 870 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 872 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 873 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 865 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 848, 849 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 875 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 866 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 867 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 840 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 821, 824 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 822, 825 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 879 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 884, 885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 887 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 888 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 880 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 877, 878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 890 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 891 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 881 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 882 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 868 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 816, 819 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 817, 820 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 894 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 895 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 892, 893 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 901 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 902 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 896 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 897 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 899, 900 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 906 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 907 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 883 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 811, 814 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 812, 815 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 909 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 910 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 904, 905 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 916 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 917 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 911 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 912 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 914, 915 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 921 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 922 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 898 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 806, 809 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 807, 810 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 924 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 925 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 919, 920 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 931 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 932 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 926 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 927 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 929, 930 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 936 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 937 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 913 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 801, 804 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 802, 805 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 939 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 944, 945 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 947 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 948 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 940 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 934, 935 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 949 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 950 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 941 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 951 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 952 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 942 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 928 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 763, 796, 799 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 763, 797, 800 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 954 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 959 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 960 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 955 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 961 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 962 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_A1_PFUMX_Z_BLUT_LUT4_Z_D": { "hide_name": 0, "bits": [ 516, 510, 521, 953, 525 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 956 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 963 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 964 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 957 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 965 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 966 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 943 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 763, 791, 795 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 967 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 972 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 973 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 968 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 974 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 975 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 969 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 976 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 977 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 970 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 978 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 979 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 971 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0": { "hide_name": 0, "bits": [ 980 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 986 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 987 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1": { "hide_name": 0, "bits": [ 981 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 988 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 989 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0": { "hide_name": 0, "bits": [ 982 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 990 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 991 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 983 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 992 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 993 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 763, 984, 862 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 763, 985, 863 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 958 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 763, 790, 794 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S0_S1_LUT4_A_Z": { "hide_name": 0, "bits": [ 994, 996, 997, 995 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_1_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 792 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 364 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1000 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 382 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 372, 359, 1005, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 372, 359, 1006, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 372, 359, 1001, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 372, 359, 1002, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 372, 359, 366, 1007, 1010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 1008 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 1009 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 1027, 1011, 1030, 1021, 1024, 1018, 1015, 1012 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 1016 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 1017 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 1019 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 1020 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 1022 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 1023 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 1025 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 1026 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 1028 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 1029 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1013 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1014 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z": { "hide_name": 0, "bits": [ 1050, 1031, 1032, 1055, 1044, 1033, 1051, 1057, 1035, 1037, 1052, 1058, 1059, 1061, 1060, 1062, 1034, 1049, 1053, 1054, 1056, 1036, 1038, 1039, 1040, 1041, 1042, 1043, 1045, 1046, 1047, 1048 ], "attributes": { } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 1063 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1065 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1066 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 1064 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1067 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_graph_engine.activation_reg_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1068 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_graph_engine.activation_reg_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 835, 1069, 1070, 1071 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1072 ], "attributes": { } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1073, 1074, 1075 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1077 ], "attributes": { } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1078 ], "attributes": { } }, "u_graph_engine.activation_reg_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1076 ], "attributes": { } }, "u_graph_engine.bias_reg": { "hide_name": 0, "bits": [ 360, 361, 998, 999, 1003, 1004, 379, 367 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine bias_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:220.23-220.31" } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1082 ], "attributes": { } }, "u_graph_engine.bias_reg_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1079, 1081, 1083 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.busy": { "hide_name": 0, "bits": [ 1084 ], "attributes": { "hdlname": "u_graph_engine busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:95.17-95.21" } }, "u_graph_engine.busy_LUT4_C_Z": { "hide_name": 0, "bits": [ 1086 ], "attributes": { "force_downto": "00000000000000000000000000000001", "single_bit_vector": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.busy_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6817, 4820, 1315, 1088 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1089 ], "attributes": { } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1091 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1092 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1090 ], "attributes": { } }, "u_graph_engine.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_graph_engine clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:86.16-86.19" } }, "u_graph_engine.conn_i": { "hide_name": 0, "bits": [ 1101, 1103, 1105, 1107, 1109, 1111 ], "attributes": { "hdlname": "u_graph_engine conn_i", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:167.30-167.36" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1099 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1112, 1080, 1113 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1103, 1100 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 52, 1117, 1116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1121 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1119 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1124 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1126 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C": { "hide_name": 0, "bits": [ 52, 1127, 1116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1130 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1131 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1129 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_3_Z": { "hide_name": 0, "bits": [ 1128 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_4_Z": { "hide_name": 0, "bits": [ 1133 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C": { "hide_name": 0, "bits": [ 52, 1134, 1116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1137 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1138 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1136 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_5_Z": { "hide_name": 0, "bits": [ 1135 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_1_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1122 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 52, 1123, 1115 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D": { "hide_name": 0, "bits": [ 52, 1125, 1120 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1142 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1141 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1140 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D": { "hide_name": 0, "bits": [ 52, 1132, 1118 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1144 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1143 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1139 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1146 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1147 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C": { "hide_name": 0, "bits": [ 52, 1148, 1118 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1151 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1152 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1150 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_3_Z": { "hide_name": 0, "bits": [ 1149 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C": { "hide_name": 0, "bits": [ 52, 1153, 1115 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 1156 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C_2_Z": { "hide_name": 0, "bits": [ 1157 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1155 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_4_Z": { "hide_name": 0, "bits": [ 1154 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_5_Z": { "hide_name": 0, "bits": [ 1158 ], "attributes": { } }, "u_graph_engine.conn_i_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1145 ], "attributes": { } }, "u_graph_engine.conn_ptr_acc": { "hide_name": 0, "bits": [ 1177, 1160, 1161, 1174, 1178, 1179, 1180, 1181, 1175, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1176, 1182, 1185, 1186, 1163, 1164, 1165, "x" ], "attributes": { "hdlname": "u_graph_engine conn_ptr_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:163.16-163.28" } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE": { "hide_name": 0, "bits": [ 1162 ], "attributes": { } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1073, 1074, 1183 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1159 ], "attributes": { } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 1184 ], "attributes": { } }, "u_graph_engine.conn_ptr_acc_TRELLIS_FF_Q_7_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1166 ], "attributes": { } }, "u_graph_engine.desc_addr": { "hide_name": 0, "bits": [ 1189, 1191, 1213, 1221, 1223, 1225, 1227, 1229, 1231, 1233, 1193, 1195, 1197, 1199, 1201, 1203, 1205, 1207, 1209, 1211, 1215, 1217, 1219 ], "attributes": { "hdlname": "u_graph_engine desc_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:161.26-161.35" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1188, 1190, 1212, 1220, 1222, 1224, 1226, 1228, 1230, 1232, 1192, 1194, 1196, 1198, 1200, 1202, 1204, 1206, 1208, 1210, 1214, 1216, 1218 ], "attributes": { } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 1240, 1094, 1241 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1243 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1238, 1094, 1239 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 1244, 1094, 1245 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1246 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1281, 1094, 1247 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 1252, 1094, 1253 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1255 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1250, 1094, 1251 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D": { "hide_name": 0, "bits": [ 1256, 1094, 1257 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1258 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1259 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D": { "hide_name": 0, "bits": [ 1260, 1094, 1261 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1263 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1285, 1094, 1264 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_18_D": { "hide_name": 0, "bits": [ 1265, 1094, 1266 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_18_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1267 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_18_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1268 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1236, 1094, 1237 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1270 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1284, 1094, 1271 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 1274, 1094, 1275 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1262 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1287, 1094, 1276 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_21_D": { "hide_name": 0, "bits": [ 1277, 1094, 1278 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_21_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1279 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_21_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1286, 1094, 1280 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 1272, 1094, 1273 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1242 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1288, 1094, 1283 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 1289, 1094, 1290 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1282 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1234, 1094, 1235 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 1291, 1094, 1292 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1254 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:533.46-533.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.desc_addr_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1248, 1094, 1249 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.desc_byte_idx": { "hide_name": 0, "bits": [ 1074, 1073, 1081, 1079 ], "attributes": { "hdlname": "u_graph_engine desc_byte_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:162.16-162.29" } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1293 ], "attributes": { } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1298 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1299 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1294, 1295, 1296, 1297 ], "attributes": { } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1302 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.done": { "hide_name": 0, "bits": [ 1306 ], "attributes": { "hdlname": "u_graph_engine done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:96.17-96.21" } }, "u_graph_engine.done_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1313, 1314, 52, 1315, 1304 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1307, 187, 1308, 1093 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 1310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 1311 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 1312, 1637, 1336, 1319, 1332, 1639, 1321, 1338, 1330, 1325, 1328, 1334 ], "attributes": { } }, "u_graph_engine.done_TRELLIS_FF_Q_DI_PFUMX_C0_Z_LUT4_Z_8_C": { "hide_name": 0, "bits": [ 187, 52, 1337, 1300 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1305 ], "attributes": { } }, "u_graph_engine.edge_byte_idx": { "hide_name": 0, "bits": [ 1344, 1342 ], "attributes": { "hdlname": "u_graph_engine edge_byte_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:168.16-168.29" } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1342, 187, 1343 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 1346 ], "attributes": { } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_1_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 1345 ], "attributes": { } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1340 ], "attributes": { } }, "u_graph_engine.edge_byte_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1343, 1341 ], "attributes": { } }, "u_graph_engine.err": { "hide_name": 0, "bits": [ 1349 ], "attributes": { "hdlname": "u_graph_engine err", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:97.17-97.20" } }, "u_graph_engine.err_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1348 ], "attributes": { } }, "u_graph_engine.err_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1098, 1339 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx": { "hide_name": 0, "bits": [ 309, 324, 320, 308, 315, 322, 304, 301, 311, 306, 317, 313, 1357, 1359, 1361, 1363 ], "attributes": { "hdlname": "u_graph_engine in_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:158.16-158.22" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1364, 1353, 1354, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1355, 1356, 1358, 1360, 1362 ], "attributes": { } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 355, 1375 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1377 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 355, 1378 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D": { "hide_name": 0, "bits": [ 355, 1379 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1380 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1381 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 355, 1383 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1385 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 355, 1382 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 355, 1374 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1376 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 355, 1387 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 355, 1388 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1389 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 355, 1390 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6_D": { "hide_name": 0, "bits": [ 355, 1392 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1386 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_6_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 355, 1393 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 355, 1394 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1395 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 355, 1396 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 355, 1373 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1384 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:350.39-350.53|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.in_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 355, 1391 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.n_conn_acc": { "hide_name": 0, "bits": [ 1403, 1397, 1398, 1405, 1406, 1407, 1408, 1409, 1404, 1410, 1411, 1412, 1399, 1400, 1401, 1402 ], "attributes": { "hdlname": "u_graph_engine n_conn_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:164.16-164.26" } }, "u_graph_engine.n_conn_padded_reg": { "hide_name": 0, "bits": [ "0", "0", "0", 759, 758, 1422, 1424, 1426, 1428, 1430, 1432, 1434, 1436, 1416, 1418, 1420 ], "attributes": { "hdlname": "u_graph_engine n_conn_padded_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:222.23-222.40" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7483, 7484, 7485, 1413, 1414, 1421, 1423, 1425, 1427, 1429, 1431, 1433, 1435, 1415, 1417, 1419 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27", "unused_bits": "0 1 2" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN": { "hide_name": 0, "bits": [ 1439 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1442 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1443 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 1440 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_1_S0": { "hide_name": 0, "bits": [ 1441 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_2_COUT": { "hide_name": 0, "bits": [ 1444 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_3_COUT": { "hide_name": 0, "bits": [ 1445 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_4_COUT": { "hide_name": 0, "bits": [ 1446 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_5_COUT": { "hide_name": 0, "bits": [ 1447 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_6_COUT": { "hide_name": 0, "bits": [ 1437 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.n_conn_padded_reg_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1438 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:394.35-394.62|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.n_inputs_graph": { "hide_name": 0, "bits": [ 1688, 1694, 1690, 1691, 1658, 1659, 1663, 1664, 1668, 1669, 1673, 1674, 1678, 1679, 1683, 1684 ], "attributes": { "hdlname": "u_graph_engine n_inputs_graph", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:107.33-107.47" } }, "u_graph_engine.n_out": { "hide_name": 0, "bits": [ 1792, 1793, 1787, 1788, 1782, 1783, 1777, 1778, 1772, 1773, 1767, 1768, 1762, 1763, 1758, 1759 ], "attributes": { "hdlname": "u_graph_engine n_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:109.33-109.38" } }, "u_graph_engine.neuron_busy": { "hide_name": 0, "bits": [ 1505 ], "attributes": { "hdlname": "u_graph_engine neuron_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:225.23-225.34" } }, "u_graph_engine.neuron_done": { "hide_name": 0, "bits": [ 356 ], "attributes": { "hdlname": "u_graph_engine neuron_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:226.23-226.34" } }, "u_graph_engine.neuron_idx": { "hide_name": 0, "bits": [ 1449, 1451, 1465, 1467, 1469, 1471, 1473, 1475, 1477, 1479, 1453, 1455, 1457, 1459, 1461, 1463 ], "attributes": { "hdlname": "u_graph_engine neuron_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:159.16-159.26" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1448, 1450, 1464, 1466, 1468, 1470, 1472, 1474, 1476, 1478, 1452, 1454, 1456, 1458, 1460, 1462 ], "attributes": { } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 1094, 1482 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1484 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1485 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D": { "hide_name": 0, "bits": [ 1094, 1487 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1489 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_13_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1486 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D": { "hide_name": 0, "bits": [ 1094, 1490 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1483 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1491 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 1094, 1494 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1496 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1481 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 1094, 1499 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1500 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1493 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 1094, 1501 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1495 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1497 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 1094, 1503 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1502 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_9_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1492 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1094, 1480 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1488 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:532.46-532.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.neuron_idx_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1094, 1498 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.neuron_start": { "hide_name": 0, "bits": [ 1504 ], "attributes": { "hdlname": "u_graph_engine neuron_start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:219.23-219.35" } }, "u_graph_engine.neuron_start_LUT4_B_Z": { "hide_name": 0, "bits": [ 1506 ], "attributes": { } }, "u_graph_engine.neuron_y": { "hide_name": 0, "bits": [ 342, 345, 346, 348, 341, 347, 344, 343 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine neuron_y", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:224.23-224.31" } }, "u_graph_engine.num_neurons_graph": { "hide_name": 0, "bits": [ 1707, 1744, 1739, 1740, 1734, 1735, 1729, 1730, 1724, 1725, 1719, 1720, 1714, 1715, 1709, 1710 ], "attributes": { "hdlname": "u_graph_engine num_neurons_graph", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:108.33-108.50" } }, "u_graph_engine.out_base": { "hide_name": 0, "bits": [ 1852, 1853, 1847, 1848, 1842, 1843, 1837, 1838, 1832, 1833, 1827, 1828, 1822, 1823, 1816, 1817, 1877, 1878, 1882, 1883, 1887, 1888, 1892 ], "attributes": { "hdlname": "u_graph_engine out_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:106.33-106.41" } }, "u_graph_engine.out_id_acc": { "hide_name": 0, "bits": [ 310, 323, 319, 307, 316, 321, 303, 302, 312, 305, 318, 314, 1507, 1508, 1509, 1510 ], "attributes": { "hdlname": "u_graph_engine out_id_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:165.16-165.26" } }, "u_graph_engine.ram_addr": { "hide_name": 0, "bits": [ 1543, 1513, 1515, 1537, 1545, 1547, 1549, 1551, 1553, 1555, 1557, 1517, 1519, 1521, 1523, 1525, 1527, 1529, 1531, 1533, 1535, 1539, 1541 ], "attributes": { "hdlname": "u_graph_engine ram_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:119.34-119.42" } }, "u_graph_engine.ram_rdata": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine ram_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:122.34-122.43" } }, "u_graph_engine.ram_ready": { "hide_name": 0, "bits": [ 187 ], "attributes": { "hdlname": "u_graph_engine ram_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:123.34-123.43" } }, "u_graph_engine.ram_req": { "hide_name": 0, "bits": [ 1559 ], "attributes": { "hdlname": "u_graph_engine ram_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:117.34-117.41" } }, "u_graph_engine.ram_req_LUT4_C_Z": { "hide_name": 0, "bits": [ 4794, 1549, 5235, 1315, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1560 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1561 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.ram_req_LUT4_C_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 1563, 1564, 1565, 1566, 1562 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_req_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1571 ], "attributes": { } }, "u_graph_engine.ram_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1572 ], "attributes": { } }, "u_graph_engine.ram_wdata": { "hide_name": 0, "bits": [ 1583, 1576, 1577, 1578, 1579, 1580, 1581, 1582 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine ram_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:120.34-120.43" } }, "u_graph_engine.ram_wr": { "hide_name": 0, "bits": [ 1584 ], "attributes": { "hdlname": "u_graph_engine ram_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:118.34-118.40" } }, "u_graph_engine.ram_wr_LUT4_B_Z": { "hide_name": 0, "bits": [ 7409, 164, 1586, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1333, 52, 1575 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D": { "hide_name": 0, "bits": [ 1588, 1313, 1315, 1587 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 52, 1316, 1317, 1318 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1509, 1508, 1589 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1590 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1593 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1598 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1603 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1608 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1613 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1618 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1623 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:456.33-456.57|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1628 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1629 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1624 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1625 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1619 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1620 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1614 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1615 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1609 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1610 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1604 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1605 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1599 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1600 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1594 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1595 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1630 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1631 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1351, 1632 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 1333, 1573, 1574 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 758, 759, 1633, 1634 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1420, 1418, 1416, 1635 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.ram_wr_TRELLIS_FF_Q_DI_LUT4_C_Z": { "hide_name": 0, "bits": [ 1511 ], "attributes": { } }, "u_graph_engine.rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "hdlname": "u_graph_engine rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:87.16-87.19" } }, "u_graph_engine.src_id_acc": { "hide_name": 0, "bits": [ 1626, 1627, 1621, 1622, 1616, 1617, 1611, 1612, 1606, 1607, 1601, 1602, 1596, 1597, 1591, 1592 ], "attributes": { "hdlname": "u_graph_engine src_id_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:169.16-169.26" } }, "u_graph_engine.src_id_acc_TRELLIS_FF_Q_7_CE": { "hide_name": 0, "bits": [ 1636 ], "attributes": { } }, "u_graph_engine.state": { "hide_name": 0, "bits": [ 1314, 1329, 1080, 1588, 355, 1333, 1347, 1331, 300, 1351, 1335, 1307, 1112 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_graph_engine.state_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 1638 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1637 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 1639 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1326, 1309, 1093, 1327 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 187, 52, 1640 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1641 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1642 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C": { "hide_name": 0, "bits": [ 1307, 1080, 1644, 1093, 1643 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 1094, 1114, 1301, 1093, 1300 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 355, 1645 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 355, 187, 1339, 1350, 1643 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1646 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 1647 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 1352 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1648, 1649, 1650, 1651 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 315, 308, 1656, 1657 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1661 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 304, 322, 1662, 1666 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1665 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 311, 301, 1667, 1671 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1670 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 317, 306, 1672, 1676, 1689 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1675 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1357, 313, 1677, 1681 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1680 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1361, 1359, 1682, 1686 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1685 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1363, 309, 1688, 1687 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1660 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 320, 324, 1696, 1693 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1692 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:346.39-346.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1695 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1652, 1653, 1654, 1655 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1697 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1698 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 1699, 1700, 1701, 1702 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 1463, 1449, 1707, 1708 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1712 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1461, 1459, 1718, 1713 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1711 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1457, 1455, 1723, 1717 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1716 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1453, 1479, 1728, 1722 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1721 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1477, 1475, 1733, 1727 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1726 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1473, 1471, 1738, 1732 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1731 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1469, 1467, 1743, 1737, 1747 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1736 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1465, 1451, 1746, 1742 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1741 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:527.52-527.77|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1745 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D_CCU2C_S1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1703, 1704, 1705, 1706 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 1748 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 1749 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 1080, 187, 1750, 1751 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 300, 355, 1752 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 275 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1309 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1": { "hide_name": 0, "bits": [ 1754 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 1760 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1764 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1769 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1774 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1779 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1784 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1789 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1794 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1795 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1790 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1791 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1785 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1786 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1780 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1781 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1775 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1776 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1770 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1771 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1765 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1766 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1761 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:175.33-175.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_B1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1753 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1755 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1796 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1799 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1802 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1805 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1808 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1811 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:177.34-177.60|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1814 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1815 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1812 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1813 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1809 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1810 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1806 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1807 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1803 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1804 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1800 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1801 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1797 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1798 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1756 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1757 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN": { "hide_name": 0, "bits": [ 1818 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1824 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1829 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1834 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1839 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1844 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1849 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1857, 1854 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1858, 1855 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1856 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1860, 1850 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1861, 1851 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1859 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1863, 1845 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1864, 1846 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1862 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1866, 1840 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1867, 1841 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1865 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1869, 1835 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1870, 1836 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1868 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1872, 1830 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1873, 1831 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1871 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1875, 1825 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1876, 1826 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1874 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT": { "hide_name": 0, "bits": [ 1819 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1879 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1884 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1889 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1893 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:550.34-550.55|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1898, 1894 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1897 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1899 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1895 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1901, 1890 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1902, 1891 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1896 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1904, 1885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1905, 1886 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1900 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1907, 1880 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1351, 1333, 1908, 1881 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1903 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0": { "hide_name": 0, "bits": [ 1351, 1333, 1909, 1820 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z": { "hide_name": 0, "bits": [ 1335, 1913, 2014, 1910 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ 1911 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1915 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1918 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1921 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1924 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1927 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 1930 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1933, 1936, 1937 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1934, 1939, 1940 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1931, 1942, 1943 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1932, 1945, 1946 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1928, 1948, 1949 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1929, 1951, 1952 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1925, 1955, 1953 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1926, 1958, 1956 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1922, 1960, 1961 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1923, 1963, 1964 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1919, 1967, 1965 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1920, 1969, 1970 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1916, 1972, 1973 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1917, 1976, 1974 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1912 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1977 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1980 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1983 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 1986 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:366.33-366.58|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1987, 1990, 1991 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1988 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1984, 1994, 1992 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1985, 1996, 1997 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1981, 2000, 1998 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1982, 2003, 2001 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1978, 2005, 2006 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1979, 2008, 2009 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1335, 1914, 2011, 2013 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1542, 1512, 1514, 1536, 1544, 1546, 1548, 1550, 1552, 1554, 1556, 1516, 1518, 1520, 1522, 1524, 1526, 1528, 1530, 1532, 1534, 1538, 1540 ], "attributes": { } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 2015 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ 2018 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2022 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2025 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2028 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2031 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2034 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 2037 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1935 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1938 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1941 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1944 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1947 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1957 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1959 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1962 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1966 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1968 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1971 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1975 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 2019 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 2042 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 2045 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 2048 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 2050 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:332.33-332.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1989 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 2051 ], "attributes": { "unused_bits": "0 " } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1993 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1995 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 1999 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 2002 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 2004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 2007 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S0_LUT4_D_Z_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1335, 1351, 1333, 2010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1": { "hide_name": 0, "bits": [ 1351, 1333, 2012, 1821 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_COUT_S1_CCU2C_A1_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 1906 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_graph_engine.table_base": { "hide_name": 0, "bits": [ 1269, 1265, 1236, 1284, 1287, 1274, 1285, 1260, 1286, 1277, 1234, 1289, 1288, 1272, 1238, 1240, 1281, 1244, 1248, 1291, 1250, 1252, 1256 ], "attributes": { "hdlname": "u_graph_engine table_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:105.33-105.43" } }, "u_graph_engine.u_act_buffer.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_graph_engine u_act_buffer clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:37.16-37.19" } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA0": { "hide_name": 0, "bits": [ 2062 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA1": { "hide_name": 0, "bits": [ 2063 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA2": { "hide_name": 0, "bits": [ 2064 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.0_DIA3": { "hide_name": 0, "bits": [ 2065 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.0_DOA3": { "hide_name": 0, "bits": [ 2066, 2067, 2076, 2077 ], "attributes": { "unused_bits": "0 1 2 3" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOA9": { "hide_name": 0, "bits": [ 2066, 2067, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:45.13-45.16", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB0": { "hide_name": 0, "bits": [ 2102, 2084, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB1": { "hide_name": 0, "bits": [ 2103, 2085, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB2": { "hide_name": 0, "bits": [ 2104, 2094, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB3": { "hide_name": 0, "bits": [ 2105, 2095, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.0_DOB9": { "hide_name": 0, "bits": [ 2084, 2085, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:46.13-46.16", "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA11": { "hide_name": 0, "bits": [ 2053, 1607, 1606, 2052 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA13": { "hide_name": 0, "bits": [ 1602, 2055, 1617, 2060 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2": { "hide_name": 0, "bits": [ 1622, 2058, 2056, 1626 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 2149, 2147, 2150, 2148 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z": { "hide_name": 0, "bits": [ 1627, 2057, 2146, 2154 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2151 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA2_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2152 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7": { "hide_name": 0, "bits": [ 2054, 1601, 1617, 2060 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z": { "hide_name": 0, "bits": [ 2059, 1616, 2155, 2156, 2159 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA7_LUT4_D_Z_LUT4_A_Z": { "hide_name": 0, "bits": [ 2054, 1601, 1622, 2058, 2153 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9": { "hide_name": 0, "bits": [ 1612, 2061, 2157, 2158 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_ADA9_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA0": { "hide_name": 0, "bits": [ 2106 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA1": { "hide_name": 0, "bits": [ 2107 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA2": { "hide_name": 0, "bits": [ 2108 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.1_DIA3": { "hide_name": 0, "bits": [ 2109 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.1_DOA3": { "hide_name": 0, "bits": [ 2110, 2111, 2120, 2121 ], "attributes": { "unused_bits": "0 1 2 3" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOA9": { "hide_name": 0, "bits": [ 2110, 2111, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:45.13-45.16", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB0": { "hide_name": 0, "bits": [ 2128, 2162, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1": { "hide_name": 0, "bits": [ 2165, 2129, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2163 ], "attributes": { } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2166 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2167 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB2": { "hide_name": 0, "bits": [ 2168, 2138, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB3": { "hide_name": 0, "bits": [ 2169, 2139, 2164 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_act_buffer.mem.0.1_DOB9": { "hide_name": 0, "bits": [ 2128, 2129, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/brams_map_16kd.v:46.13-46.16", "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17" } }, "u_graph_engine.u_act_buffer.rd_addr": { "hide_name": 0, "bits": [ 1626, 1627, 1621, 1622, 1616, 1617, 1611, 1612, 1606, 1607, 1601, 1602 ], "attributes": { "hdlname": "u_graph_engine u_act_buffer rd_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:49.41-49.48" } }, "u_graph_engine.u_act_buffer.rd_data": { "hide_name": 0, "bits": [ 2172, 2174, 2175, 2177, 2170, 2171, 2176, 2173 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_act_buffer rd_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:50.41-50.48" } }, "u_graph_engine.u_act_buffer.wr_addr": { "hide_name": 0, "bits": [ 283, 277, 279, 285, 287, 289, 291, 293, 295, 297, 299, 281 ], "attributes": { "hdlname": "u_graph_engine u_act_buffer wr_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:43.41-43.48" } }, "u_graph_engine.u_act_buffer.wr_data": { "hide_name": 0, "bits": [ 340, 326, 328, 330, 332, 334, 336, 338 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_act_buffer wr_data", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:44.41-44.48" } }, "u_graph_engine.u_act_buffer.wr_en": { "hide_name": 0, "bits": [ 349 ], "attributes": { "hdlname": "u_graph_engine u_act_buffer wr_en", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/act_buffer.v:42.41-42.46" } }, "u_graph_engine.u_neuron.acc": { "hide_name": 0, "bits": [ 755, 656, 642, 637, 627, 622, 609, 602, 588, 578, 565, 555, 544, 534, 531, 518, 522, 946, 938, 933, 923, 918, 908, 903, 889, 886, 874, 871, 853, 850, 846, 847 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:90.32-90.35" } }, "u_graph_engine.u_neuron.activation": { "hide_name": 0, "bits": [ 358, 357 ], "attributes": { "defaultvalue": "01", "hdlname": "u_graph_engine u_neuron activation", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:21.17-21.27" } }, "u_graph_engine.u_neuron.bias": { "hide_name": 0, "bits": [ 360, 361, 998, 999, 1003, 1004, 379, 367 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron bias", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:13.35-13.39" } }, "u_graph_engine.u_neuron.bias_ext": { "hide_name": 0, "bits": [ 360, 361, 998, 999, 1003, 1004, 379, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367, 367 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron bias_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:97.33-97.41" } }, "u_graph_engine.u_neuron.busy": { "hide_name": 0, "bits": [ 1505 ], "attributes": { "hdlname": "u_graph_engine u_neuron busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:36.16-36.20" } }, "u_graph_engine.u_neuron.busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2178 ], "attributes": { } }, "u_graph_engine.u_neuron.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_graph_engine u_neuron clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:7.11-7.14" } }, "u_graph_engine.u_neuron.done": { "hide_name": 0, "bits": [ 356 ], "attributes": { "hdlname": "u_graph_engine u_neuron done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:37.16-37.20" } }, "u_graph_engine.u_neuron.done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 2179 ], "attributes": { } }, "u_graph_engine.u_neuron.group_index": { "hide_name": 0, "bits": [ 761, 760 ], "attributes": { "hdlname": "u_graph_engine u_neuron group_index", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:80.33-80.44" } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2182, 760 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:206.36-206.54|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 2180 ], "attributes": { } }, "u_graph_engine.u_neuron.group_index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2182, 2181 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:206.36-206.54|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" } }, "u_graph_engine.u_neuron.groups_real": { "hide_name": 0, "bits": [ 759, 758, 1422, 1424, 1426, 1428, 1430, 1432, 1434, 1436, 1416, 1418, 1420, "0", "0", "0" ], "attributes": { "hdlname": "u_graph_engine u_neuron groups_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:88.17-88.28" } }, "u_graph_engine.u_neuron.n_inputs_real": { "hide_name": 0, "bits": [ "0", "0", "0", 759, 758, 1422, 1424, 1426, 1428, 1430, 1432, 1434, 1436, 1416, 1418, 1420 ], "attributes": { "defaultvalue": "0000000000100000", "hdlname": "u_graph_engine u_neuron n_inputs_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:33.18-33.31" } }, "u_graph_engine.u_neuron.rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "hdlname": "u_graph_engine u_neuron rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:8.11-8.14" } }, "u_graph_engine.u_neuron.start": { "hide_name": 0, "bits": [ 1504 ], "attributes": { "hdlname": "u_graph_engine u_neuron start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:9.11-9.16" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_out": { "hide_name": 0, "bits": [ 463, 464, 468, 469, 473, 474, 478, 479, 483, 484, 490, 491, 497, 498, 504, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.product": { "hide_name": 0, "bits": [ 463, 464, 468, 469, 473, 474, 478, 479, 483, 484, 490, 491, 497, 498, 504, 505 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499, 7500, 7501, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_ext": { "hide_name": 0, "bits": [ 463, 464, 468, 469, 473, 474, 478, 479, 483, 484, 490, 491, 497, 498, 504, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.w": { "hide_name": 0, "bits": [ 2191, 2192, 2194, 2195, 2196, 2197, 2198, 2193 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[0].u_mac.x": { "hide_name": 0, "bits": [ 2183, 2184, 2186, 2187, 2188, 2189, 2190, 2185 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[0].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_out": { "hide_name": 0, "bits": [ 461, 462, 466, 467, 471, 472, 476, 477, 481, 482, 488, 489, 495, 496, 502, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.product": { "hide_name": 0, "bits": [ 461, 462, 466, 467, 471, 472, 476, 477, 481, 482, 488, 489, 495, 496, 502, 503 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7502, 7503, 7504, 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512, 7513, 7514, 7515, 7516, 7517, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_ext": { "hide_name": 0, "bits": [ 461, 462, 466, 467, 471, 472, 476, 477, 481, 482, 488, 489, 495, 496, 502, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.w": { "hide_name": 0, "bits": [ 2227, 2228, 2230, 2231, 2232, 2233, 2234, 2229 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[1].u_mac.x": { "hide_name": 0, "bits": [ 2219, 2220, 2222, 2223, 2224, 2225, 2226, 2221 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[1].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_out": { "hide_name": 0, "bits": [ 666, 667, 661, 662, 647, 648, 632, 633, 614, 615, 593, 594, 570, 571, 548, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.product": { "hide_name": 0, "bits": [ 666, 667, 661, 662, 647, 648, 632, 633, 614, 615, 593, 594, 570, 571, 548, 513 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7518, 7519, 7520, 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531, 7532, 7533, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_ext": { "hide_name": 0, "bits": [ 666, 667, 661, 662, 647, 648, 632, 633, 614, 615, 593, 594, 570, 571, 548, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.w": { "hide_name": 0, "bits": [ 2263, 2264, 2266, 2267, 2268, 2269, 2270, 2265 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[2].u_mac.x": { "hide_name": 0, "bits": [ 2255, 2256, 2258, 2259, 2260, 2261, 2262, 2257 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[2].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_out": { "hide_name": 0, "bits": [ 664, 665, 659, 660, 645, 646, 630, 631, 612, 613, 591, 592, 568, 569, 547, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.product": { "hide_name": 0, "bits": [ 664, 665, 659, 660, 645, 646, 630, 631, 612, 613, 591, 592, 568, 569, 547, 512 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7534, 7535, 7536, 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_ext": { "hide_name": 0, "bits": [ 664, 665, 659, 660, 645, 646, 630, 631, 612, 613, 591, 592, 568, 569, 547, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.w": { "hide_name": 0, "bits": [ 2299, 2300, 2302, 2303, 2304, 2305, 2306, 2301 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[3].u_mac.x": { "hide_name": 0, "bits": [ 2291, 2292, 2294, 2295, 2296, 2297, 2298, 2293 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[3].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_out": { "hide_name": 0, "bits": [ 677, 678, 753, 754, 748, 749, 743, 744, 738, 739, 733, 734, 728, 729, 724, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.product": { "hide_name": 0, "bits": [ 677, 678, 753, 754, 748, 749, 743, 744, 738, 739, 733, 734, 728, 729, 724, 719 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7550, 7551, 7552, 7553, 7554, 7555, 7556, 7557, 7558, 7559, 7560, 7561, 7562, 7563, 7564, 7565, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_ext": { "hide_name": 0, "bits": [ 677, 678, 753, 754, 748, 749, 743, 744, 738, 739, 733, 734, 728, 729, 724, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.w": { "hide_name": 0, "bits": [ 2335, 2336, 2338, 2339, 2340, 2341, 2342, 2337 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[4].u_mac.x": { "hide_name": 0, "bits": [ 2327, 2328, 2330, 2331, 2332, 2333, 2334, 2329 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[4].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_out": { "hide_name": 0, "bits": [ 675, 676, 751, 752, 746, 747, 741, 742, 736, 737, 731, 732, 726, 727, 723, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.product": { "hide_name": 0, "bits": [ 675, 676, 751, 752, 746, 747, 741, 742, 736, 737, 731, 732, 726, 727, 723, 718 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7566, 7567, 7568, 7569, 7570, 7571, 7572, 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_ext": { "hide_name": 0, "bits": [ 675, 676, 751, 752, 746, 747, 741, 742, 736, 737, 731, 732, 726, 727, 723, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.w": { "hide_name": 0, "bits": [ 2371, 2372, 2374, 2375, 2376, 2377, 2378, 2373 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[5].u_mac.x": { "hide_name": 0, "bits": [ 2363, 2364, 2366, 2367, 2368, 2369, 2370, 2365 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[5].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_out": { "hide_name": 0, "bits": [ 671, 672, 683, 684, 688, 689, 693, 694, 698, 699, 703, 704, 708, 709, 713, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.product": { "hide_name": 0, "bits": [ 671, 672, 683, 684, 688, 689, 693, 694, 698, 699, 703, 704, 708, 709, 713, 714 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7582, 7583, 7584, 7585, 7586, 7587, 7588, 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_ext": { "hide_name": 0, "bits": [ 671, 672, 683, 684, 688, 689, 693, 694, 698, 699, 703, 704, 708, 709, 713, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.w": { "hide_name": 0, "bits": [ 2407, 2408, 2410, 2411, 2412, 2413, 2414, 2409 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[6].u_mac.x": { "hide_name": 0, "bits": [ 2399, 2400, 2402, 2403, 2404, 2405, 2406, 2401 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[6].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_out": { "hide_name": 0, "bits": [ 669, 670, 681, 682, 686, 687, 691, 692, 696, 697, 701, 702, 706, 707, 711, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.product": { "hide_name": 0, "bits": [ 669, 670, 681, 682, 686, 687, 691, 692, 696, 697, 701, 702, 706, 707, 711, 712 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7598, 7599, 7600, 7601, 7602, 7603, 7604, 7605, 7606, 7607, 7608, 7609, 7610, 7611, 7612, 7613, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_ext": { "hide_name": 0, "bits": [ 669, 670, 681, 682, 686, 687, 691, 692, 696, 697, 701, 702, 706, 707, 711, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.w": { "hide_name": 0, "bits": [ 2443, 2444, 2446, 2447, 2448, 2449, 2450, 2445 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_graph_engine.u_neuron.u_mac8.GEN_MAC[7].u_mac.x": { "hide_name": 0, "bits": [ 2435, 2436, 2438, 2439, 2440, 2441, 2442, 2437 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 GEN_MAC[7].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_graph_engine.u_neuron.u_mac8.acc_in": { "hide_name": 0, "bits": [ 755, 656, 642, 637, 627, 622, 609, 602, 588, 578, 565, 555, 544, 534, 531, 518, 522, 946, 938, 933, 923, 918, 908, 903, 889, 886, 874, 871, 853, 850, 846, 847 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:8.34-8.40" } }, "u_graph_engine.u_neuron.u_mac8.products[0]": { "hide_name": 0, "bits": [ 463, 464, 468, 469, 473, 474, 478, 479, 483, 484, 490, 491, 497, 498, 504, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[1]": { "hide_name": 0, "bits": [ 461, 462, 466, 467, 471, 472, 476, 477, 481, 482, 488, 489, 495, 496, 502, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[2]": { "hide_name": 0, "bits": [ 666, 667, 661, 662, 647, 648, 632, 633, 614, 615, 593, 594, 570, 571, 548, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[3]": { "hide_name": 0, "bits": [ 664, 665, 659, 660, 645, 646, 630, 631, 612, 613, 591, 592, 568, 569, 547, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[4]": { "hide_name": 0, "bits": [ 677, 678, 753, 754, 748, 749, 743, 744, 738, 739, 733, 734, 728, 729, 724, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[5]": { "hide_name": 0, "bits": [ 675, 676, 751, 752, 746, 747, 741, 742, 736, 737, 731, 732, 726, 727, 723, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[6]": { "hide_name": 0, "bits": [ 671, 672, 683, 684, 688, 689, 693, 694, 698, 699, 703, 704, 708, 709, 713, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.products[7]": { "hide_name": 0, "bits": [ 669, 670, 681, 682, 686, 687, 691, 692, 696, 697, 701, 702, 706, 707, 711, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 products[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_graph_engine.u_neuron.u_mac8.tree[0]": { "hide_name": 0, "bits": [ 463, 464, 468, 469, 473, 474, 478, 479, 483, 484, 490, 491, 497, 498, 504, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[10]": { "hide_name": 0, "bits": [ 7614, 7615, 7616, 7617, 7618, 7619, 7620, 7621, 7622, 7623, 7624, 7625, 7626, 7627, 7628, 7629, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630, 7630 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[10]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_graph_engine.u_neuron.u_mac8.tree[11]": { "hide_name": 0, "bits": [ 7631, 7632, 7633, 7634, 7635, 7636, 7637, 7638, 7639, 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647, 7647 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[11]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_graph_engine.u_neuron.u_mac8.tree[1]": { "hide_name": 0, "bits": [ 461, 462, 466, 467, 471, 472, 476, 477, 481, 482, 488, 489, 495, 496, 502, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503, 503 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[2]": { "hide_name": 0, "bits": [ 666, 667, 661, 662, 647, 648, 632, 633, 614, 615, 593, 594, 570, 571, 548, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513, 513 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[3]": { "hide_name": 0, "bits": [ 664, 665, 659, 660, 645, 646, 630, 631, 612, 613, 591, 592, 568, 569, 547, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512, 512 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[4]": { "hide_name": 0, "bits": [ 677, 678, 753, 754, 748, 749, 743, 744, 738, 739, 733, 734, 728, 729, 724, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719, 719 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[5]": { "hide_name": 0, "bits": [ 675, 676, 751, 752, 746, 747, 741, 742, 736, 737, 731, 732, 726, 727, 723, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718, 718 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[6]": { "hide_name": 0, "bits": [ 671, 672, 683, 684, 688, 689, 693, 694, 698, 699, 703, 704, 708, 709, 713, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714, 714 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[7]": { "hide_name": 0, "bits": [ 669, 670, 681, 682, 686, 687, 691, 692, 696, 697, 701, 702, 706, 707, 711, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712, 712 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_graph_engine.u_neuron.u_mac8.tree[8]": { "hide_name": 0, "bits": [ 7648, 7649, 7650, 7651, 7652, 7653, 7654, 7655, 7656, 7657, 7658, 7659, 7660, 7661, 7662, 7663, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664, 7664 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[8]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_graph_engine.u_neuron.u_mac8.tree[9]": { "hide_name": 0, "bits": [ 7665, 7666, 7667, 7668, 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676, 7677, 7678, 7679, 7680, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681, 7681 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 tree[9]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_graph_engine.u_neuron.u_mac8.w_bus": { "hide_name": 0, "bits": [ 2191, 2192, 2194, 2195, 2196, 2197, 2198, 2193, 2227, 2228, 2230, 2231, 2232, 2233, 2234, 2229, 2263, 2264, 2266, 2267, 2268, 2269, 2270, 2265, 2299, 2300, 2302, 2303, 2304, 2305, 2306, 2301, 2335, 2336, 2338, 2339, 2340, 2341, 2342, 2337, 2371, 2372, 2374, 2375, 2376, 2377, 2378, 2373, 2407, 2408, 2410, 2411, 2412, 2413, 2414, 2409, 2443, 2444, 2446, 2447, 2448, 2449, 2450, 2445 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:7.44-7.49" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 2477 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 2478 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 2480, 2481, 760, 761, 2479 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 2484 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 2485 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 2487, 2488, 760, 761, 2486 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 2491 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 2492 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 2494, 2495, 760, 761, 2493 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 2498 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 2499 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 2501, 2502, 760, 761, 2500 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 2505 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 2506 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 2508, 2509, 760, 761, 2507 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 2512 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 2513 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 2515, 2516, 760, 761, 2514 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 2519 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 2520 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 2522, 2523, 760, 761, 2521 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 2526 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 2527 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 2529, 2530, 760, 761, 2528 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 2533 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 2534 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 2536, 2537, 760, 761, 2535 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 2540 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 2541 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 2543, 2544, 760, 761, 2542 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 2474 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 2475 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 2547, 2548, 760, 761, 2476 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 2554 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 2555 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 2557, 2558, 760, 761, 2556 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 2561 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 2562 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 2564, 2565, 760, 761, 2563 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 2568 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 2569 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 2571, 2572, 760, 761, 2570 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 2575 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 2576 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 2578, 2579, 760, 761, 2577 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 2582 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 2583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 2585, 2586, 760, 761, 2584 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 2589 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 2590 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 2592, 2593, 760, 761, 2591 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 2596 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 2597 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 2599, 2600, 760, 761, 2598 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 2603 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 2604 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 2606, 2607, 760, 761, 2605 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 2610 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 2611 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 2613, 2614, 760, 761, 2612 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 2617 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 2618 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 2620, 2621, 760, 761, 2619 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 2551 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 2552 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 2624, 2625, 760, 761, 2553 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 2631 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 2632 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 2634, 2635, 760, 761, 2633 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 2638 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 2639 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 2641, 2642, 760, 761, 2640 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 2645 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 2646 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 2648, 2649, 760, 761, 2647 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 2652 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 2653 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 2655, 2656, 760, 761, 2654 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 2659 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 2660 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 2662, 2663, 760, 761, 2661 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 2666 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 2667 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 2669, 2670, 760, 761, 2668 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 2673 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 2674 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 2676, 2677, 760, 761, 2675 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 2680 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 2681 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 2683, 2684, 760, 761, 2682 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 2687 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 2688 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 2690, 2691, 760, 761, 2689 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 2694 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 2695 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 2697, 2698, 760, 761, 2696 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 2628 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 2629 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 2701, 2702, 760, 761, 2630 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 2708 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 2709 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 2711, 2712, 760, 761, 2710 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 2715 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 2716 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 2718, 2719, 760, 761, 2717 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 2722 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 2723 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 2725, 2726, 760, 761, 2724 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 2729 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 2730 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 2732, 2733, 760, 761, 2731 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 2736 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 2737 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 2739, 2740, 760, 761, 2738 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 2743 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 2744 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 2746, 2747, 760, 761, 2745 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 2750 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 2751 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 2753, 2754, 760, 761, 2752 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 2757 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 2758 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 2760, 2761, 760, 761, 2759 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 2764 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 2765 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 2767, 2768, 760, 761, 2766 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 2771 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 2772 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 2774, 2775, 760, 761, 2773 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 2705 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 2706 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 2778, 2779, 760, 761, 2707 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 2785 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 2786 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 2788, 2789, 760, 761, 2787 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 2792 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 2793 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 2795, 2796, 760, 761, 2794 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 2799 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 2800 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 2802, 2803, 760, 761, 2801 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 2806 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 2807 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 2809, 2810, 760, 761, 2808 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 2813 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 2814 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 2816, 2817, 760, 761, 2815 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 2820 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 2821 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 2823, 2824, 760, 761, 2822 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 2827 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 2828 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 2830, 2831, 760, 761, 2829 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 2834 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 2835 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 2837, 2838, 760, 761, 2836 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 2841 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 2842 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 2844, 2845, 760, 761, 2843 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 2848 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 2849 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 2851, 2852, 760, 761, 2850 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 2782 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 2783 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 2855, 2856, 760, 761, 2784 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 2862 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 2863 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 2865, 2866, 760, 761, 2864 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 2869 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 2870 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 2872, 2873, 760, 761, 2871 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 2876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 2877 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 2879, 2880, 760, 761, 2878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 2883 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 2884 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 2886, 2887, 760, 761, 2885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 2859 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 2860 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 2890, 2891, 760, 761, 2861 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 2894 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 2895 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 2897, 2898, 760, 761, 2896 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 2901 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 2902 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 2904, 2905, 760, 761, 2903 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 2908 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 2909 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 2911, 2912, 760, 761, 2910 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2471 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2472 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.w_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 2915, 2916, 760, 761, 2473 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus": { "hide_name": 0, "bits": [ 2183, 2184, 2186, 2187, 2188, 2189, 2190, 2185, 2219, 2220, 2222, 2223, 2224, 2225, 2226, 2221, 2255, 2256, 2258, 2259, 2260, 2261, 2262, 2257, 2291, 2292, 2294, 2295, 2296, 2297, 2298, 2293, 2327, 2328, 2330, 2331, 2332, 2333, 2334, 2329, 2363, 2364, 2366, 2367, 2368, 2369, 2370, 2365, 2399, 2400, 2402, 2403, 2404, 2405, 2406, 2401, 2435, 2436, 2438, 2439, 2440, 2441, 2442, 2437 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron u_mac8 x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:6.44-6.49" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 2925 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 2926 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 2928, 2929, 760, 761, 2927 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 2932 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 2933 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 2935, 2936, 760, 761, 2934 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 2939 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 2940 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 2942, 2943, 760, 761, 2941 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 2946 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 2947 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 2949, 2950, 760, 761, 2948 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 2953 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 2954 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 2956, 2957, 760, 761, 2955 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 2960 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 2961 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 2963, 2964, 760, 761, 2962 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 2967 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 2968 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 2970, 2971, 760, 761, 2969 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 2974 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 2975 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 2977, 2978, 760, 761, 2976 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 2981 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 2982 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 2984, 2985, 760, 761, 2983 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 2988 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 2989 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 2991, 2992, 760, 761, 2990 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 2922 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 2923 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 2995, 2996, 760, 761, 2924 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 3002 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 3003 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 3005, 3006, 760, 761, 3004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 3009 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 3010 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 3012, 3013, 760, 761, 3011 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 3016 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 3017 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 3019, 3020, 760, 761, 3018 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 3023 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 3024 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 3026, 3027, 760, 761, 3025 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 3030 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 3031 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 3033, 3034, 760, 761, 3032 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 3037 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 3038 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 3040, 3041, 760, 761, 3039 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 3044 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 3045 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 3047, 3048, 760, 761, 3046 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 3051 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 3052 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 3054, 3055, 760, 761, 3053 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 3058 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 3059 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 3061, 3062, 760, 761, 3060 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 3065 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 3066 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 3068, 3069, 760, 761, 3067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 2999 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 3000 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 3072, 3073, 760, 761, 3001 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 3079 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 3080 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 3082, 3083, 760, 761, 3081 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 3086 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 3087 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 3089, 3090, 760, 761, 3088 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 3093 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 3094 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 3096, 3097, 760, 761, 3095 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 3100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 3101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 3103, 3104, 760, 761, 3102 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 3107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 3108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 3110, 3111, 760, 761, 3109 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 3114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 3115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 3117, 3118, 760, 761, 3116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 3121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 3122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 3124, 3125, 760, 761, 3123 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 3128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 3129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 3131, 3132, 760, 761, 3130 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 3135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 3136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 3138, 3139, 760, 761, 3137 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 3142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 3143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 3145, 3146, 760, 761, 3144 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 3076 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 3077 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 3149, 3150, 760, 761, 3078 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 3156 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 3157 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 3159, 3160, 760, 761, 3158 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 3163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 3164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 3166, 3167, 760, 761, 3165 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 3170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 3171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 3173, 3174, 760, 761, 3172 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 3177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 3178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 3180, 3181, 760, 761, 3179 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 3184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 3185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 3187, 3188, 760, 761, 3186 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 3191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 3192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 3194, 3195, 760, 761, 3193 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 3198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 3199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 3201, 3202, 760, 761, 3200 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 3205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 3206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 3208, 3209, 760, 761, 3207 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 3212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 3213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 3215, 3216, 760, 761, 3214 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 3219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 3220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 3222, 3223, 760, 761, 3221 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 3153 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 3154 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 3226, 3227, 760, 761, 3155 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 3233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 3234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 3236, 3237, 760, 761, 3235 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 3240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 3241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 3243, 3244, 760, 761, 3242 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 3247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 3248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 3250, 3251, 760, 761, 3249 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 3254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 3255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 3257, 3258, 760, 761, 3256 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 3261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 3262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 3264, 3265, 760, 761, 3263 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 3268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 3269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 3271, 3272, 760, 761, 3270 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 3275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 3276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 3278, 3279, 760, 761, 3277 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 3282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 3283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 3285, 3286, 760, 761, 3284 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 3289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 3290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 3292, 3293, 760, 761, 3291 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 3296 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 3297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 3299, 3300, 760, 761, 3298 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 3230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 3231 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 3303, 3304, 760, 761, 3232 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 3310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 3311 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 3313, 3314, 760, 761, 3312 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 3317 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 3318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 3320, 3321, 760, 761, 3319 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 3324 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 3325 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 3327, 3328, 760, 761, 3326 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 3331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 3332 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 3334, 3335, 760, 761, 3333 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 3307 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 3308 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 3338, 3339, 760, 761, 3309 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 3342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 3343 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 3345, 3346, 760, 761, 3344 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 3349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 3350 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 3352, 3353, 760, 761, 3351 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 3356 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 3357 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 3359, 3360, 760, 761, 3358 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 2919 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 2920 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_graph_engine.u_neuron.u_mac8.x_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 3363, 3364, 760, 761, 2921 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_graph_engine.u_neuron.w_bus": { "hide_name": 0, "bits": [ 2854, 2770, 2686, 2858, 2893, 2574, 2749, 2812, 2588, 2826, 2704, 2651, 2763, 2882, 2497, 2609, 2777, 2819, 2483, 2581, 2616, 2728, 2847, 2918, 2627, 2907, 2490, 2525, 2539, 2560, 2595, 2644, 2658, 2672, 2693, 2714, 2735, 2798, 2805, 2833, 2875, 2550, 2781, 2900, 2914, 2504, 2511, 2518, 2532, 2546, 2567, 2602, 2623, 2637, 2665, 2679, 2700, 2721, 2742, 2756, 2791, 2840, 2868, 2889, 2853, 2769, 2685, 2857, 2892, 2573, 2748, 2811, 2587, 2825, 2703, 2650, 2762, 2881, 2496, 2608, 2776, 2818, 2482, 2580, 2615, 2727, 2846, 2917, 2626, 2906, 2489, 2524, 2538, 2559, 2594, 2643, 2657, 2671, 2692, 2713, 2734, 2797, 2804, 2832, 2874, 2549, 2780, 2899, 2913, 2503, 2510, 2517, 2531, 2545, 2566, 2601, 2622, 2636, 2664, 2678, 2699, 2720, 2741, 2755, 2790, 2839, 2867, 2888, 2852, 2768, 2684, 2856, 2891, 2572, 2747, 2810, 2586, 2824, 2702, 2649, 2761, 2880, 2495, 2607, 2775, 2817, 2481, 2579, 2614, 2726, 2845, 2916, 2625, 2905, 2488, 2523, 2537, 2558, 2593, 2642, 2656, 2670, 2691, 2712, 2733, 2796, 2803, 2831, 2873, 2548, 2779, 2898, 2912, 2502, 2509, 2516, 2530, 2544, 2565, 2600, 2621, 2635, 2663, 2677, 2698, 2719, 2740, 2754, 2789, 2838, 2866, 2887, 2851, 2767, 2683, 2855, 2890, 2571, 2746, 2809, 2585, 2823, 2701, 2648, 2760, 2879, 2494, 2606, 2774, 2816, 2480, 2578, 2613, 2725, 2844, 2915, 2624, 2904, 2487, 2522, 2536, 2557, 2592, 2641, 2655, 2669, 2690, 2711, 2732, 2795, 2802, 2830, 2872, 2547, 2778, 2897, 2911, 2501, 2508, 2515, 2529, 2543, 2564, 2599, 2620, 2634, 2662, 2676, 2697, 2718, 2739, 2753, 2788, 2837, 2865, 2886 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:12.44-12.49" } }, "u_graph_engine.u_neuron.w_group": { "hide_name": 0, "bits": [ 2191, 2192, 2194, 2195, 2196, 2197, 2198, 2193, 2227, 2228, 2230, 2231, 2232, 2233, 2234, 2229, 2263, 2264, 2266, 2267, 2268, 2269, 2270, 2265, 2299, 2300, 2302, 2303, 2304, 2305, 2306, 2301, 2335, 2336, 2338, 2339, 2340, 2341, 2342, 2337, 2371, 2372, 2374, 2375, 2376, 2377, 2378, 2373, 2407, 2408, 2410, 2411, 2412, 2413, 2414, 2409, 2443, 2444, 2446, 2447, 2448, 2449, 2450, 2445 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron w_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:93.43-93.50" } }, "u_graph_engine.u_neuron.x_bus": { "hide_name": 0, "bits": [ 3075, 3229, 3064, 3316, 3330, 3348, 3204, 3246, 3071, 3253, 2938, 3015, 3267, 3355, 3043, 3141, 3225, 3302, 2959, 3029, 3085, 3183, 3260, 2998, 3341, 2931, 2952, 2973, 2994, 3022, 3050, 3099, 3113, 3127, 3148, 3169, 3190, 3211, 3274, 3288, 3323, 3366, 3152, 3306, 3362, 2945, 2966, 2980, 2987, 3008, 3036, 3057, 3092, 3106, 3120, 3134, 3162, 3176, 3197, 3218, 3239, 3281, 3295, 3337, 3074, 3228, 3063, 3315, 3329, 3347, 3203, 3245, 3070, 3252, 2937, 3014, 3266, 3354, 3042, 3140, 3224, 3301, 2958, 3028, 3084, 3182, 3259, 2997, 3340, 2930, 2951, 2972, 2993, 3021, 3049, 3098, 3112, 3126, 3147, 3168, 3189, 3210, 3273, 3287, 3322, 3365, 3151, 3305, 3361, 2944, 2965, 2979, 2986, 3007, 3035, 3056, 3091, 3105, 3119, 3133, 3161, 3175, 3196, 3217, 3238, 3280, 3294, 3336, 3073, 3227, 3062, 3314, 3328, 3346, 3202, 3244, 3069, 3251, 2936, 3013, 3265, 3353, 3041, 3139, 3223, 3300, 2957, 3027, 3083, 3181, 3258, 2996, 3339, 2929, 2950, 2971, 2992, 3020, 3048, 3097, 3111, 3125, 3146, 3167, 3188, 3209, 3272, 3286, 3321, 3364, 3150, 3304, 3360, 2943, 2964, 2978, 2985, 3006, 3034, 3055, 3090, 3104, 3118, 3132, 3160, 3174, 3195, 3216, 3237, 3279, 3293, 3335, 3072, 3226, 3061, 3313, 3327, 3345, 3201, 3243, 3068, 3250, 2935, 3012, 3264, 3352, 3040, 3138, 3222, 3299, 2956, 3026, 3082, 3180, 3257, 2995, 3338, 2928, 2949, 2970, 2991, 3019, 3047, 3096, 3110, 3124, 3145, 3166, 3187, 3208, 3271, 3285, 3320, 3363, 3149, 3303, 3359, 2942, 2963, 2977, 2984, 3005, 3033, 3054, 3089, 3103, 3117, 3131, 3159, 3173, 3194, 3215, 3236, 3278, 3292, 3334 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:11.44-11.49" } }, "u_graph_engine.u_neuron.x_group": { "hide_name": 0, "bits": [ 2183, 2184, 2186, 2187, 2188, 2189, 2190, 2185, 2219, 2220, 2222, 2223, 2224, 2225, 2226, 2221, 2255, 2256, 2258, 2259, 2260, 2261, 2262, 2257, 2291, 2292, 2294, 2295, 2296, 2297, 2298, 2293, 2327, 2328, 2330, 2331, 2332, 2333, 2334, 2329, 2363, 2364, 2366, 2367, 2368, 2369, 2370, 2365, 2399, 2400, 2402, 2403, 2404, 2405, 2406, 2401, 2435, 2436, 2438, 2439, 2440, 2441, 2442, 2437 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron x_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:92.43-92.50" } }, "u_graph_engine.u_neuron.y": { "hide_name": 0, "bits": [ 342, 345, 346, 348, 341, 347, 344, 343 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine u_neuron y", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:35.40-35.41" } }, "u_graph_engine.u_neuron.y_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3367 ], "attributes": { } }, "u_graph_engine.w_bus": { "hide_name": 0, "bits": [ 2854, 2770, 2686, 2858, 2893, 2574, 2749, 2812, 2588, 2826, 2704, 2651, 2763, 2882, 2497, 2609, 2777, 2819, 2483, 2581, 2616, 2728, 2847, 2918, 2627, 2907, 2490, 2525, 2539, 2560, 2595, 2644, 2658, 2672, 2693, 2714, 2735, 2798, 2805, 2833, 2875, 2550, 2781, 2900, 2914, 2504, 2511, 2518, 2532, 2546, 2567, 2602, 2623, 2637, 2665, 2679, 2700, 2721, 2742, 2756, 2791, 2840, 2868, 2889, 2853, 2769, 2685, 2857, 2892, 2573, 2748, 2811, 2587, 2825, 2703, 2650, 2762, 2881, 2496, 2608, 2776, 2818, 2482, 2580, 2615, 2727, 2846, 2917, 2626, 2906, 2489, 2524, 2538, 2559, 2594, 2643, 2657, 2671, 2692, 2713, 2734, 2797, 2804, 2832, 2874, 2549, 2780, 2899, 2913, 2503, 2510, 2517, 2531, 2545, 2566, 2601, 2622, 2636, 2664, 2678, 2699, 2720, 2741, 2755, 2790, 2839, 2867, 2888, 2852, 2768, 2684, 2856, 2891, 2572, 2747, 2810, 2586, 2824, 2702, 2649, 2761, 2880, 2495, 2607, 2775, 2817, 2481, 2579, 2614, 2726, 2845, 2916, 2625, 2905, 2488, 2523, 2537, 2558, 2593, 2642, 2656, 2670, 2691, 2712, 2733, 2796, 2803, 2831, 2873, 2548, 2779, 2898, 2912, 2502, 2509, 2516, 2530, 2544, 2565, 2600, 2621, 2635, 2663, 2677, 2698, 2719, 2740, 2754, 2789, 2838, 2866, 2887, 2851, 2767, 2683, 2855, 2890, 2571, 2746, 2809, 2585, 2823, 2701, 2648, 2760, 2879, 2494, 2606, 2774, 2816, 2480, 2578, 2613, 2725, 2844, 2915, 2624, 2904, 2487, 2522, 2536, 2557, 2592, 2641, 2655, 2669, 2690, 2711, 2732, 2795, 2802, 2830, 2872, 2547, 2778, 2897, 2911, 2501, 2508, 2515, 2529, 2543, 2564, 2599, 2620, 2634, 2662, 2676, 2697, 2718, 2739, 2753, 2788, 2837, 2865, 2886 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:209.43-209.48" } }, "u_graph_engine.w_mem[0]": { "hide_name": 0, "bits": [ 2854, 2770, 2686, 2858, 2893, 2574, 2749, 2812 ], "attributes": { } }, "u_graph_engine.w_mem[10]": { "hide_name": 0, "bits": [ 2776, 2818, 2482, 2580, 2615, 2727, 2846, 2917 ], "attributes": { } }, "u_graph_engine.w_mem[11]": { "hide_name": 0, "bits": [ 2626, 2906, 2489, 2524, 2538, 2559, 2594, 2643 ], "attributes": { } }, "u_graph_engine.w_mem[12]": { "hide_name": 0, "bits": [ 2657, 2671, 2692, 2713, 2734, 2797, 2804, 2832 ], "attributes": { } }, "u_graph_engine.w_mem[13]": { "hide_name": 0, "bits": [ 2874, 2549, 2780, 2899, 2913, 2503, 2510, 2517 ], "attributes": { } }, "u_graph_engine.w_mem[14]": { "hide_name": 0, "bits": [ 2531, 2545, 2566, 2601, 2622, 2636, 2664, 2678 ], "attributes": { } }, "u_graph_engine.w_mem[15]": { "hide_name": 0, "bits": [ 2699, 2720, 2741, 2755, 2790, 2839, 2867, 2888 ], "attributes": { } }, "u_graph_engine.w_mem[16]": { "hide_name": 0, "bits": [ 2852, 2768, 2684, 2856, 2891, 2572, 2747, 2810 ], "attributes": { } }, "u_graph_engine.w_mem[17]": { "hide_name": 0, "bits": [ 2586, 2824, 2702, 2649, 2761, 2880, 2495, 2607 ], "attributes": { } }, "u_graph_engine.w_mem[18]": { "hide_name": 0, "bits": [ 2775, 2817, 2481, 2579, 2614, 2726, 2845, 2916 ], "attributes": { } }, "u_graph_engine.w_mem[19]": { "hide_name": 0, "bits": [ 2625, 2905, 2488, 2523, 2537, 2558, 2593, 2642 ], "attributes": { } }, "u_graph_engine.w_mem[1]": { "hide_name": 0, "bits": [ 2588, 2826, 2704, 2651, 2763, 2882, 2497, 2609 ], "attributes": { } }, "u_graph_engine.w_mem[20]": { "hide_name": 0, "bits": [ 2656, 2670, 2691, 2712, 2733, 2796, 2803, 2831 ], "attributes": { } }, "u_graph_engine.w_mem[21]": { "hide_name": 0, "bits": [ 2873, 2548, 2779, 2898, 2912, 2502, 2509, 2516 ], "attributes": { } }, "u_graph_engine.w_mem[22]": { "hide_name": 0, "bits": [ 2530, 2544, 2565, 2600, 2621, 2635, 2663, 2677 ], "attributes": { } }, "u_graph_engine.w_mem[23]": { "hide_name": 0, "bits": [ 2698, 2719, 2740, 2754, 2789, 2838, 2866, 2887 ], "attributes": { } }, "u_graph_engine.w_mem[24]": { "hide_name": 0, "bits": [ 2851, 2767, 2683, 2855, 2890, 2571, 2746, 2809 ], "attributes": { } }, "u_graph_engine.w_mem[25]": { "hide_name": 0, "bits": [ 2585, 2823, 2701, 2648, 2760, 2879, 2494, 2606 ], "attributes": { } }, "u_graph_engine.w_mem[26]": { "hide_name": 0, "bits": [ 2774, 2816, 2480, 2578, 2613, 2725, 2844, 2915 ], "attributes": { } }, "u_graph_engine.w_mem[27]": { "hide_name": 0, "bits": [ 2624, 2904, 2487, 2522, 2536, 2557, 2592, 2641 ], "attributes": { } }, "u_graph_engine.w_mem[28]": { "hide_name": 0, "bits": [ 2655, 2669, 2690, 2711, 2732, 2795, 2802, 2830 ], "attributes": { } }, "u_graph_engine.w_mem[29]": { "hide_name": 0, "bits": [ 2872, 2547, 2778, 2897, 2911, 2501, 2508, 2515 ], "attributes": { } }, "u_graph_engine.w_mem[2]": { "hide_name": 0, "bits": [ 2777, 2819, 2483, 2581, 2616, 2728, 2847, 2918 ], "attributes": { } }, "u_graph_engine.w_mem[30]": { "hide_name": 0, "bits": [ 2529, 2543, 2564, 2599, 2620, 2634, 2662, 2676 ], "attributes": { } }, "u_graph_engine.w_mem[31]": { "hide_name": 0, "bits": [ 2697, 2718, 2739, 2753, 2788, 2837, 2865, 2886 ], "attributes": { } }, "u_graph_engine.w_mem[3]": { "hide_name": 0, "bits": [ 2627, 2907, 2490, 2525, 2539, 2560, 2595, 2644 ], "attributes": { } }, "u_graph_engine.w_mem[4]": { "hide_name": 0, "bits": [ 2658, 2672, 2693, 2714, 2735, 2798, 2805, 2833 ], "attributes": { } }, "u_graph_engine.w_mem[5]": { "hide_name": 0, "bits": [ 2875, 2550, 2781, 2900, 2914, 2504, 2511, 2518 ], "attributes": { } }, "u_graph_engine.w_mem[6]": { "hide_name": 0, "bits": [ 2532, 2546, 2567, 2602, 2623, 2637, 2665, 2679 ], "attributes": { } }, "u_graph_engine.w_mem[7]": { "hide_name": 0, "bits": [ 2700, 2721, 2742, 2756, 2791, 2840, 2868, 2889 ], "attributes": { } }, "u_graph_engine.w_mem[8]": { "hide_name": 0, "bits": [ 2853, 2769, 2685, 2857, 2892, 2573, 2748, 2811 ], "attributes": { } }, "u_graph_engine.w_mem[9]": { "hide_name": 0, "bits": [ 2587, 2825, 2703, 2650, 2762, 2881, 2496, 2608 ], "attributes": { } }, "u_graph_engine.weight_acc": { "hide_name": 0, "bits": [ 3375, 3374, 3373, 3372, 3371, 3370, 3369, 3368 ], "attributes": { "hdlname": "u_graph_engine weight_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:170.16-170.26" } }, "u_graph_engine.x_base": { "hide_name": 0, "bits": [ 2038, 2039, 2035, 2036, 2032, 2033, 2029, 2030, 2026, 2027, 2023, 2024, 2020, 2021, 2016, 2017, 2040, 2041, 2043, 2044, 2046, 2047, 2049 ], "attributes": { "hdlname": "u_graph_engine x_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:104.33-104.39" } }, "u_graph_engine.x_bus": { "hide_name": 0, "bits": [ 3075, 3229, 3064, 3316, 3330, 3348, 3204, 3246, 3071, 3253, 2938, 3015, 3267, 3355, 3043, 3141, 3225, 3302, 2959, 3029, 3085, 3183, 3260, 2998, 3341, 2931, 2952, 2973, 2994, 3022, 3050, 3099, 3113, 3127, 3148, 3169, 3190, 3211, 3274, 3288, 3323, 3366, 3152, 3306, 3362, 2945, 2966, 2980, 2987, 3008, 3036, 3057, 3092, 3106, 3120, 3134, 3162, 3176, 3197, 3218, 3239, 3281, 3295, 3337, 3074, 3228, 3063, 3315, 3329, 3347, 3203, 3245, 3070, 3252, 2937, 3014, 3266, 3354, 3042, 3140, 3224, 3301, 2958, 3028, 3084, 3182, 3259, 2997, 3340, 2930, 2951, 2972, 2993, 3021, 3049, 3098, 3112, 3126, 3147, 3168, 3189, 3210, 3273, 3287, 3322, 3365, 3151, 3305, 3361, 2944, 2965, 2979, 2986, 3007, 3035, 3056, 3091, 3105, 3119, 3133, 3161, 3175, 3196, 3217, 3238, 3280, 3294, 3336, 3073, 3227, 3062, 3314, 3328, 3346, 3202, 3244, 3069, 3251, 2936, 3013, 3265, 3353, 3041, 3139, 3223, 3300, 2957, 3027, 3083, 3181, 3258, 2996, 3339, 2929, 2950, 2971, 2992, 3020, 3048, 3097, 3111, 3125, 3146, 3167, 3188, 3209, 3272, 3286, 3321, 3364, 3150, 3304, 3360, 2943, 2964, 2978, 2985, 3006, 3034, 3055, 3090, 3104, 3118, 3132, 3160, 3174, 3195, 3216, 3237, 3279, 3293, 3335, 3072, 3226, 3061, 3313, 3327, 3345, 3201, 3243, 3068, 3250, 2935, 3012, 3264, 3352, 3040, 3138, 3222, 3299, 2956, 3026, 3082, 3180, 3257, 2995, 3338, 2928, 2949, 2970, 2991, 3019, 3047, 3096, 3110, 3124, 3145, 3166, 3187, 3208, 3271, 3285, 3320, 3363, 3149, 3303, 3359, 2942, 2963, 2977, 2984, 3005, 3033, 3054, 3089, 3103, 3117, 3131, 3159, 3173, 3194, 3215, 3236, 3278, 3292, 3334 ], "signed": 1, "attributes": { "hdlname": "u_graph_engine x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:208.43-208.48" } }, "u_graph_engine.x_mem[0]": { "hide_name": 0, "bits": [ 3075, 3229, 3064, 3316, 3330, 3348, 3204, 3246 ], "attributes": { } }, "u_graph_engine.x_mem[10]": { "hide_name": 0, "bits": [ 3224, 3301, 2958, 3028, 3084, 3182, 3259, 2997 ], "attributes": { } }, "u_graph_engine.x_mem[11]": { "hide_name": 0, "bits": [ 3340, 2930, 2951, 2972, 2993, 3021, 3049, 3098 ], "attributes": { } }, "u_graph_engine.x_mem[12]": { "hide_name": 0, "bits": [ 3112, 3126, 3147, 3168, 3189, 3210, 3273, 3287 ], "attributes": { } }, "u_graph_engine.x_mem[13]": { "hide_name": 0, "bits": [ 3322, 3365, 3151, 3305, 3361, 2944, 2965, 2979 ], "attributes": { } }, "u_graph_engine.x_mem[14]": { "hide_name": 0, "bits": [ 2986, 3007, 3035, 3056, 3091, 3105, 3119, 3133 ], "attributes": { } }, "u_graph_engine.x_mem[15]": { "hide_name": 0, "bits": [ 3161, 3175, 3196, 3217, 3238, 3280, 3294, 3336 ], "attributes": { } }, "u_graph_engine.x_mem[16]": { "hide_name": 0, "bits": [ 3073, 3227, 3062, 3314, 3328, 3346, 3202, 3244 ], "attributes": { } }, "u_graph_engine.x_mem[17]": { "hide_name": 0, "bits": [ 3069, 3251, 2936, 3013, 3265, 3353, 3041, 3139 ], "attributes": { } }, "u_graph_engine.x_mem[18]": { "hide_name": 0, "bits": [ 3223, 3300, 2957, 3027, 3083, 3181, 3258, 2996 ], "attributes": { } }, "u_graph_engine.x_mem[19]": { "hide_name": 0, "bits": [ 3339, 2929, 2950, 2971, 2992, 3020, 3048, 3097 ], "attributes": { } }, "u_graph_engine.x_mem[1]": { "hide_name": 0, "bits": [ 3071, 3253, 2938, 3015, 3267, 3355, 3043, 3141 ], "attributes": { } }, "u_graph_engine.x_mem[20]": { "hide_name": 0, "bits": [ 3111, 3125, 3146, 3167, 3188, 3209, 3272, 3286 ], "attributes": { } }, "u_graph_engine.x_mem[21]": { "hide_name": 0, "bits": [ 3321, 3364, 3150, 3304, 3360, 2943, 2964, 2978 ], "attributes": { } }, "u_graph_engine.x_mem[22]": { "hide_name": 0, "bits": [ 2985, 3006, 3034, 3055, 3090, 3104, 3118, 3132 ], "attributes": { } }, "u_graph_engine.x_mem[23]": { "hide_name": 0, "bits": [ 3160, 3174, 3195, 3216, 3237, 3279, 3293, 3335 ], "attributes": { } }, "u_graph_engine.x_mem[24]": { "hide_name": 0, "bits": [ 3072, 3226, 3061, 3313, 3327, 3345, 3201, 3243 ], "attributes": { } }, "u_graph_engine.x_mem[25]": { "hide_name": 0, "bits": [ 3068, 3250, 2935, 3012, 3264, 3352, 3040, 3138 ], "attributes": { } }, "u_graph_engine.x_mem[26]": { "hide_name": 0, "bits": [ 3222, 3299, 2956, 3026, 3082, 3180, 3257, 2995 ], "attributes": { } }, "u_graph_engine.x_mem[27]": { "hide_name": 0, "bits": [ 3338, 2928, 2949, 2970, 2991, 3019, 3047, 3096 ], "attributes": { } }, "u_graph_engine.x_mem[28]": { "hide_name": 0, "bits": [ 3110, 3124, 3145, 3166, 3187, 3208, 3271, 3285 ], "attributes": { } }, "u_graph_engine.x_mem[29]": { "hide_name": 0, "bits": [ 3320, 3363, 3149, 3303, 3359, 2942, 2963, 2977 ], "attributes": { } }, "u_graph_engine.x_mem[2]": { "hide_name": 0, "bits": [ 3225, 3302, 2959, 3029, 3085, 3183, 3260, 2998 ], "attributes": { } }, "u_graph_engine.x_mem[30]": { "hide_name": 0, "bits": [ 2984, 3005, 3033, 3054, 3089, 3103, 3117, 3131 ], "attributes": { } }, "u_graph_engine.x_mem[31]": { "hide_name": 0, "bits": [ 3159, 3173, 3194, 3215, 3236, 3278, 3292, 3334 ], "attributes": { } }, "u_graph_engine.x_mem[3]": { "hide_name": 0, "bits": [ 3341, 2931, 2952, 2973, 2994, 3022, 3050, 3099 ], "attributes": { } }, "u_graph_engine.x_mem[4]": { "hide_name": 0, "bits": [ 3113, 3127, 3148, 3169, 3190, 3211, 3274, 3288 ], "attributes": { } }, "u_graph_engine.x_mem[5]": { "hide_name": 0, "bits": [ 3323, 3366, 3152, 3306, 3362, 2945, 2966, 2980 ], "attributes": { } }, "u_graph_engine.x_mem[6]": { "hide_name": 0, "bits": [ 2987, 3008, 3036, 3057, 3092, 3106, 3120, 3134 ], "attributes": { } }, "u_graph_engine.x_mem[7]": { "hide_name": 0, "bits": [ 3162, 3176, 3197, 3218, 3239, 3281, 3295, 3337 ], "attributes": { } }, "u_graph_engine.x_mem[8]": { "hide_name": 0, "bits": [ 3074, 3228, 3063, 3315, 3329, 3347, 3203, 3245 ], "attributes": { } }, "u_graph_engine.x_mem[9]": { "hide_name": 0, "bits": [ 3070, 3252, 2937, 3014, 3266, 3354, 3042, 3140 ], "attributes": { } }, "u_int8_access.addr": { "hide_name": 0, "bits": [ 220, 190, 192, 214, 222, 224, 226, 228, 230, 232, 234, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 216, 218 ], "attributes": { "hdlname": "u_int8_access addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:15.34-15.38" } }, "u_int8_access.addr_reg": { "hide_name": 0, "bits": [ 3378, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_int8_access addr_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:49.26-49.34" } }, "u_int8_access.addr_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 3388, 3391, 3385, 3397, 3400, 3379, 3394, 3382 ], "attributes": { } }, "u_int8_access.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_int8_access clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:4.34-4.37" } }, "u_int8_access.mem_addr": { "hide_name": 0, "bits": [ 3401, 3402, 3413, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3414, 3415, "0" ], "attributes": { "hdlname": "u_int8_access mem_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:27.34-27.42" } }, "u_int8_access.mem_lb_n": { "hide_name": 0, "bits": [ 3425 ], "attributes": { "hdlname": "u_int8_access mem_lb_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:29.35-29.43" } }, "u_int8_access.mem_lb_n_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3424 ], "attributes": { } }, "u_int8_access.mem_rdata": { "hide_name": 0, "bits": [ 3387, 3390, 3384, 3396, 3399, 3377, 3393, 3381, 3386, 3389, 3383, 3395, 3398, 3376, 3392, 3380 ], "attributes": { "hdlname": "u_int8_access mem_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:32.36-32.45" } }, "u_int8_access.mem_ready": { "hide_name": 0, "bits": [ 3457 ], "attributes": { "hdlname": "u_int8_access mem_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:33.36-33.45" } }, "u_int8_access.mem_req": { "hide_name": 0, "bits": [ 3427 ], "attributes": { "hdlname": "u_int8_access mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:25.34-25.41" } }, "u_int8_access.mem_req_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 3432, 3433, 3428 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_int8_access.mem_req_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 3429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_int8_access.mem_req_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 3430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_int8_access.mem_req_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 3431, 3434 ], "attributes": { } }, "u_int8_access.mem_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 3435 ], "attributes": { } }, "u_int8_access.mem_ub_n": { "hide_name": 0, "bits": [ 3437 ], "attributes": { "hdlname": "u_int8_access mem_ub_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:30.35-30.43" } }, "u_int8_access.mem_ub_n_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3423 ], "attributes": { } }, "u_int8_access.mem_ub_n_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3436 ], "attributes": { } }, "u_int8_access.mem_wdata": { "hide_name": 0, "bits": [ 3440, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3441, 3442, 3443, 3444, 3445, 3446, 3439 ], "attributes": { "hdlname": "u_int8_access mem_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:28.35-28.44" } }, "u_int8_access.mem_wr": { "hide_name": 0, "bits": [ 3455 ], "attributes": { "hdlname": "u_int8_access mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:26.34-26.40" } }, "u_int8_access.rdata": { "hide_name": 0, "bits": [ 132, 134, 136, 138, 140, 142, 144, 130 ], "signed": 1, "attributes": { "hdlname": "u_int8_access rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:18.34-18.39" } }, "u_int8_access.ready": { "hide_name": 0, "bits": [ 149 ], "attributes": { "hdlname": "u_int8_access ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:19.34-19.39" } }, "u_int8_access.ready_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 178, 129 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_int8_access.ready_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 3458 ], "attributes": { } }, "u_int8_access.req": { "hide_name": 0, "bits": [ 236 ], "attributes": { "hdlname": "u_int8_access req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:13.34-13.37" } }, "u_int8_access.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_int8_access rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:5.34-5.37" } }, "u_int8_access.state": { "hide_name": 0, "bits": [ 235, 3438 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_int8_access.wdata": { "hide_name": 0, "bits": [ 254, 244, 238, 256, 250, 240, 248, 242 ], "signed": 1, "attributes": { "hdlname": "u_int8_access wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:16.34-16.39" } }, "u_int8_access.wr": { "hide_name": 0, "bits": [ 271 ], "attributes": { "hdlname": "u_int8_access wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:14.34-14.36" } }, "u_layer_sequencer.activation_acc": { "hide_name": 0, "bits": [ 3462, 3463, "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_layer_sequencer activation_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:128.16-128.30" } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3461 ], "attributes": { } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 3464, 3465, 3466 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 3468 ], "attributes": { } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 3469 ], "attributes": { } }, "u_layer_sequencer.activation_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 3467 ], "attributes": { } }, "u_layer_sequencer.bias_addr_acc": { "hide_name": 0, "bits": [ 3488, 3475, 3486, 3490, 3491, 3492, 3493, 3494, 3489, 3480, 3481, 3482, 3483, 3484, 3485, 3487, 3474, 3495, 3496, 3476, 3477, 3478, 3479, "x" ], "attributes": { "hdlname": "u_layer_sequencer bias_addr_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:127.16-127.29" } }, "u_layer_sequencer.buf_a_base": { "hide_name": 0, "bits": [ 1852, 1853, 1847, 1848, 1842, 1843, 1837, 1838, 1832, 1833, 1827, 1828, 1822, 1823, 1816, 1817, 1877, 1878, 1882, 1883, 1887, 1888, 1892 ], "attributes": { "hdlname": "u_layer_sequencer buf_a_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:72.33-72.43" } }, "u_layer_sequencer.buf_b_base": { "hide_name": 0, "bits": [ 3503, 3505, 3511, 3512, 3518, 3519, 3525, 3526, 3532, 3533, 3539, 3540, 3546, 3547, 3553, 3554, 3560, 3561, 3567, 3568, 3574, 3575, 3580 ], "attributes": { "hdlname": "u_layer_sequencer buf_b_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:73.33-73.43" } }, "u_layer_sequencer.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_layer_sequencer clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:53.16-53.19" } }, "u_layer_sequencer.copy_idx": { "hide_name": 0, "bits": [ 3497 ], "attributes": { "hdlname": "u_layer_sequencer copy_idx", "single_bit_vector": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:135.33-135.41" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_B0": { "hide_name": 0, "bits": [ 3498 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_B1": { "hide_name": 0, "bits": [ 3499 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT": { "hide_name": 0, "bits": [ 3500 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3506 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3507 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3508 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3513 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3514 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3515 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3520 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3521 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3522 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3527 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3528 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3529 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3534 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3535 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3536 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3541 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3542 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3543 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3548 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3549 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3550 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3555 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3556 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3557 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3562 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3563 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3564 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3569 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 3570 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3571 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 3576 ], "attributes": { } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3577 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:290.34-290.82|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3584, 3578 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3583 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3585 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3579 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3589, 3572 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3590, 3573 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3582 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3594, 3565 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3595, 3566 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3588 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3599, 3558 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3600, 3559 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3593 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3604, 3551 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3605, 3552 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3598 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3609, 3544 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3610, 3545 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3603 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3614, 3537 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3615, 3538 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3608 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3619, 3530 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3620, 3531 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3613 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3624, 3523 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3625, 3524 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3618 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3629, 3516 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3630, 3517 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3623 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3640, 3634, 3509 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3640, 3635, 3510 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3628 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S0": { "hide_name": 0, "bits": [ 3640, 3638, 3501 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1": { "hide_name": 0, "bits": [ 3640, 3639, 3502 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3633 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:211.33-211.64|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.copy_idx_CCU2C_A0_S1_LUT4_D_Z": { "hide_name": 0, "bits": [ 3651, 3641, 3657, 3645, 3659, 3655, 3643, 3649, 3661, 3663, 3642, 3658, 3644, 3647, 3650, 3652, 3653, 3656, 3648, 3654, 3660, 3662, 3646 ], "attributes": { } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3664 ], "attributes": { } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 3666 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 3667 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.copy_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3665 ], "attributes": { } }, "u_layer_sequencer.cur_sel": { "hide_name": 0, "bits": [ 3672 ], "attributes": { "hdlname": "u_layer_sequencer cur_sel", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:132.9-132.16" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z": { "hide_name": 0, "bits": [ 3673 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 3674 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0": { "hide_name": 0, "bits": [ 1852, 3503, 3672, 2038, 3675 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 3677 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 3678 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_C0_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 3680, 3681, 3682, 3683, 3679 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 3744, 3702, 3729, 3717, 3753, 3738, 3696, 3676, 3741, 3714, 3735, 3750, 3720, 3690, 3693, 3705, 3708, 3732, 3726, 3747, 3699, 3711, 3723 ], "attributes": { } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 3694 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 3695 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 3697 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 3698 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 3700 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 3701 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 3703 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 3704 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 3706 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 3707 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 3709 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 3710 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 3712 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 3713 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 3715 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 3716 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 3718 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 3719 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 3721 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 3722 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 3691 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 3692 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 3727 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 3728 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 3730 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 3731 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 3724 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 3725 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 3733 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 3734 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 3736 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 3737 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 3739 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 3740 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 3742 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 3743 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 3745 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 3746 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 3748 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 3749 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 3751 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 3752 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 3688 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.cur_sel_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 3689 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.desc_byte_idx": { "hide_name": 0, "bits": [ 3465, 3464, 3471, 3470 ], "attributes": { "hdlname": "u_layer_sequencer desc_byte_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:125.16-125.29" } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3755 ], "attributes": { } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 3760, 3761, 3762 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 3764 ], "attributes": { } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3756, 3757, 3758, 3759 ], "attributes": { } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 3767 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.desc_byte_idx_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 3768 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.desc_table_addr": { "hide_name": 0, "bits": [ 3636, 3637, 3631, 3632, 3626, 3627, 3621, 3622, 3616, 3617, 3611, 3612, 3606, 3607, 3601, 3602, 3596, 3597, 3591, 3592, 3586, 3587, 3581 ], "attributes": { "hdlname": "u_layer_sequencer desc_table_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:124.26-124.41" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3769, 3770, 3781, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3782, 3783, 3784 ], "attributes": { } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 1252, 3669, 3796 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3798 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_12_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1250, 3669, 3795 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_14_D": { "hide_name": 0, "bits": [ 1260, 3669, 3799 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3801 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_14_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1285, 3669, 3802 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D": { "hide_name": 0, "bits": [ 3669, 1265, 3804 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3805 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3806 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D": { "hide_name": 0, "bits": [ 1277, 3669, 3807 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3808 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_17_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1286, 3669, 3793 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D": { "hide_name": 0, "bits": [ 1256, 3669, 3810 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3811 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3812 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 1284, 3669, 3814 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3815 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3669, 1236, 3816 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_22_D": { "hide_name": 0, "bits": [ 1274, 3669, 3818 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_22_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3800 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_22_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1287, 3669, 3817 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 1289, 3669, 3819 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3820 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1234, 3669, 3813 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 1272, 3669, 3821 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3822 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1288, 3669, 3809 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 1240, 3669, 3824 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3825 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1238, 3669, 3823 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 1244, 3669, 3826 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3827 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1281, 3669, 3803 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1248, 3669, 3792 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3797 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:317.52-317.72|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.desc_table_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1291, 3669, 3794 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx": { "hide_name": 0, "bits": [ 3687, 3686, 3685, 3684, 3683, 3682, 3681, 3680 ], "attributes": { "hdlname": "u_layer_sequencer layer_idx", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:121.15-121.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3834, 3828, 3829, 3830, 3831, 3832, 3833, 3835 ], "attributes": { } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 3669, 3837 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3839 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3669, 3836 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 3669, 3840 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3841 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3669, 3842 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 3669, 3843 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3844 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3845 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 3669, 3846 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3838 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:316.52-316.68|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.layer_idx_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3669, 3847 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_inputs_acc": { "hide_name": 0, "bits": [ 3849, 3850, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3851, 3852, 3853, 3854, 3855, 3856 ], "attributes": { "hdlname": "u_layer_sequencer n_inputs_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:129.16-129.28" } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3848 ], "attributes": { } }, "u_layer_sequencer.n_inputs_acc_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 3464, 3465, 3865 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc": { "hide_name": 0, "bits": [ 128, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_layer_sequencer n_neurons_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:130.16-130.29" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 3669, 3670, 187, 3671, 3668 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 3670, 3671, 3866 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 3874, 3871, 3870, 3868, 3877, 3867 ], "attributes": { } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 3875 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 3876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 3872 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D": { "hide_name": 0, "bits": [ 3, 187, 3668, 3879, 3765 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 3669, 187, 3763, 3761, 3765 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 3880, 3881, 3882, 3883 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 3681, 3682, 3884, 3885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3895 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3680, 3685, 3888, 3889 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3894 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3683, 3684, 3890, 3891 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 3901 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 3902 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 3903 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3898 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:303.46-303.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.n_neurons_acc_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 3873 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3, 3904 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 3472, 3905 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.n_neurons_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 187, 3766, 3878, 3754 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation": { "hide_name": 0, "bits": [ 3911, 3907 ], "attributes": { "hdlname": "u_layer_sequencer nm_activation", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:84.33-84.46" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z": { "hide_name": 0, "bits": [ 3909 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 3910 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 4555, 3912, 3918, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1": { "hide_name": 0, "bits": [ 4254, 3916, 3919 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 3920 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1": { "hide_name": 0, "bits": [ 3921 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3928, 3929 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3934 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3939 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3946 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3953 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3960 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3967 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3974 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3981 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 3984 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 3991, 3985, 4000, 4004, 3997 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3990 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3992 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3986 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4020, 3982, 4008, 4012, 4016 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3994, 3983, 3996, 4021, 4024 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3989 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4022 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4023 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4042, 3975, 4036, 4028, 4033 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4013, 3976, 4015, 4043, 4046 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4019 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4044 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4045 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4064, 3968, 4050, 4054, 4058 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4030, 3969, 4032, 4065, 4068 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4041 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4066 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4067 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4086, 3961, 4080, 4072, 4077 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4055, 3962, 4057, 4087, 4090 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4063 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4088 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4089 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4108, 3954, 4102, 4094, 4099 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4074, 3955, 4076, 4109, 4112 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4085 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4110 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4111 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4131, 3947, 4120, 4116, 4124 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4096, 3948, 4098, 4238, 4241 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ 4130 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 4136 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 4157, 4148, 4155, 4142 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 4159, 4149, 4156, 3924, 4158 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4154 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4147 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 4237, 4172, 4166, 4137, 4160 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 4117, 4118, 4119, 4125, 4123 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4171 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4165 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4177 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4182 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4187 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4192 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4197 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4202 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4203 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4434, 4429, 4002, 4003, 3991 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4208 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4209 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4204 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4009, 4010, 4011, 4020, 4008 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4207 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3998, 3999 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 3993, 3995 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4025, 4026, 4027, 4042, 4036 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4212 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4005, 4006 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4007, 4014 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4051, 4052, 4053, 4064, 4050 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4217 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4034, 4035 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4029, 4031 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4069, 4070, 4071, 4086, 4080 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4222 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4047, 4048 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4049, 4056 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4091, 4092, 4093, 4108, 4102 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4227 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4078, 4079 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4073, 4075 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4113, 4114, 4115, 4131, 4120 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 4232 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4100, 4101 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4095, 4097 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4107 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:101.21-102.44|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4239 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4137, 3940, 4245, 4242 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4243 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4125, 3941, 4249, 4246 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_COUT_CCU2C_CIN_S1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3924, 3925, 3926, 3927 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_B1_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 4254, 3915, 3918 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3922 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4255 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4256 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4257 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4258 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4259 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4262 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4270 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4263 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4271 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4264 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4265 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4274 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4266 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4275 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4276 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4284 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4285 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4277 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4286 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4287 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4278 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4288 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4279 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4290 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4298 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4291 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4299 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4300 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4292 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4301 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4302 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4293 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4304 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4294 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4305 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4312 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4313 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4306 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4314 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4315 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4307 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4316 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4317 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4308 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4319 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4309 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4320 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4327 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4328 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4321 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4329 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4330 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4322 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4332 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4323 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4333 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4334 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4324 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4335 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4343 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4336 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4344 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4345 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4337 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4347 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4338 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4348 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4339 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4350 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4357 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4358 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4351 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4360 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_PFUMX_Z_BLUT_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4000, 4361, 4004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4352 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4363 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4364 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4353 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4365 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4366 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4354 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4367 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4368 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4376, 4377 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4380 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4381 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4369 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4382 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4383 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4370 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4374, 4375 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4384 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4385 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4371 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4386 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4393, 4394 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4396 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4397 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4387 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4398, 4399 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4401 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4402 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4388 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4389 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4390 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4403 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4404 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4412, 4413 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4416 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4417 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4405 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4406 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4410, 4411 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4418 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4419 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4407 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4420 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4427, 4428 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4431 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4421 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4432, 4433 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4435 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4436 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4422 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4423 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4424 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4437 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4444, 4445 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4447 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4448 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4438 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4449, 4450 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4452 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4453 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4439 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4440 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4441 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4454 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4461, 4462 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4464 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4465 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4455 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4466, 4467 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4469 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4470 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4456 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4457 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4458 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 4471 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 4472 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_A": { "hide_name": 0, "bits": [ 4483, 3991, 3985, 4480 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1_LUT4_Z_D": { "hide_name": 0, "bits": [ 4480, 3991, 4478, 4481 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4473 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4474 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D": { "hide_name": 0, "bits": [ 3991, 3985, 4478, 4479 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4484 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4485 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4475 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4476, 4526 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4477, 4528 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4459, 4522 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4460, 4524 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4442, 4518 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4443, 4520 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4425, 4514 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4426, 4516 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4408, 4508 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4409, 4510 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4391, 4504 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4392, 4506 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4372, 4502 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4373, 4500 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4355, 4498 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4356, 4532 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4340, 4492 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4341, 4494 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4325, 4545 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4326, 4547 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4310, 4530 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4311, 4543 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4295, 4488 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4296, 4512 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4486, 4280, 4539 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4486, 4281, 4541 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4254, 4267, 4534 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4254, 4268, 4536 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4254, 4260, 4496 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4254, 4261, 4490 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3923 ], "attributes": { "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_B1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4538, 4487, 4497, 4491, 4535, 4537, 4540, 4542, 4489, 4513, 4531, 4544, 4546, 4548, 4493, 4495, 4499, 4533, 4503, 4501, 4505, 4507, 4509, 4511, 4515, 4517, 4519, 4521, 4523, 4525, 4527, 4529 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3917 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4551 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 4554 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4555, 3912, 4534, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4555, 3912, 4536, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4555, 3912, 4496, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4555, 3912, 4490, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 4555, 3912, 3919, 4528, 4558, 4561 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4556 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 4557 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 4559 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1": { "hide_name": 0, "bits": [ 4560 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4563 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4564 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z": { "hide_name": 0, "bits": [ 4570, 4562, 4577, 4584, 4591, 4567, 4604, 4600 ], "attributes": { } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0": { "hide_name": 0, "bits": [ 4568 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4571 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4572 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1": { "hide_name": 0, "bits": [ 4569 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4573 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4574 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0": { "hide_name": 0, "bits": [ 4575 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4578 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4579 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1": { "hide_name": 0, "bits": [ 4576 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4580 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4581 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0": { "hide_name": 0, "bits": [ 4582 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4585 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4586 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1": { "hide_name": 0, "bits": [ 4583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4587 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_3_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4588 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0": { "hide_name": 0, "bits": [ 4589 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4592 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4593 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1": { "hide_name": 0, "bits": [ 4590 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4594 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_4_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4595 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 4565 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4596 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4597 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 4566 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4598 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4599 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4601 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4602 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4607 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4520, 4522, 4524, 4526, 4623, 4626 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4606 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4609 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4510, 4514, 4516, 4518 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4610 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0": { "hide_name": 0, "bits": [ 4500, 4504, 4506, 4508, 4622 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4611 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4613 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4532, 4502 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4612 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4494, 4498, 4500, 4504, 4506, 4508, 4621 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4614 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4543, 4545, 4547, 4492, 4620 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4615 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4617 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4541, 4488, 4512, 4530 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_COUT": { "hide_name": 0, "bits": [ 4616 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4619 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 3912, 4539, 4528, 4555, 4603 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_CCU2C_S1_S0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 4608 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:128.24-128.43|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4624 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_CCU2C_S1_S0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4625 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 4627 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4629 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4630 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 4628 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4631 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4632 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 4633, 4634, 4635 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 4636 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 4638 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4640 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4641 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 4639 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4642 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4643 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 4637 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0": { "hide_name": 0, "bits": [ 4644 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4646 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4647 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1": { "hide_name": 0, "bits": [ 4645 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4648 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4649 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 4653 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 4654 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 4520, 4522, 4524, 4526, 4655 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4650 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4651 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_D_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 4543, 4545, 4547, 4492, 4652 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4656 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.nm_activation_LUT4_B_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4657 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.nm_bias_addr": { "hide_name": 0, "bits": [ 4658, 4659, 4670, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4671, 4672, 4673 ], "attributes": { "hdlname": "u_layer_sequencer nm_bias_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:83.33-83.45" } }, "u_layer_sequencer.nm_busy": { "hide_name": 0, "bits": [ 1085 ], "attributes": { "hdlname": "u_layer_sequencer nm_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:89.16-89.23" } }, "u_layer_sequencer.nm_done": { "hide_name": 0, "bits": [ 3671 ], "attributes": { "hdlname": "u_layer_sequencer nm_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:90.16-90.23" } }, "u_layer_sequencer.nm_n_inputs": { "hide_name": 0, "bits": [ 4682, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4681, 4696, 4683, 4684, 4685, 4686, 4687, 4688 ], "attributes": { "hdlname": "u_layer_sequencer nm_n_inputs", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:85.33-85.44" } }, "u_layer_sequencer.nm_n_neurons": { "hide_name": 0, "bits": [ 56, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_layer_sequencer nm_n_neurons", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:86.33-86.45" } }, "u_layer_sequencer.nm_start": { "hide_name": 0, "bits": [ 4697 ], "attributes": { "hdlname": "u_layer_sequencer nm_start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:87.33-87.41" } }, "u_layer_sequencer.nm_w_base": { "hide_name": 0, "bits": [ 4699, 4701, 4723, 4731, 4733, 4735, 4737, 4739, 4741, 4743, 4703, 4705, 4707, 4709, 4711, 4713, 4715, 4717, 4719, 4721, 4725, 4727, 4729 ], "attributes": { "hdlname": "u_layer_sequencer nm_w_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:82.33-82.42" } }, "u_layer_sequencer.nm_x_base": { "hide_name": 0, "bits": [ 4744, 4745, 4756, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4757, 4758, 4759 ], "attributes": { "hdlname": "u_layer_sequencer nm_x_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:81.33-81.42" } }, "u_layer_sequencer.num_layers_reg": { "hide_name": 0, "bits": [ 3887, 3886, 3899, 3900, 3896, 3897, 3892, 3893 ], "attributes": { "hdlname": "u_layer_sequencer num_layers_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:122.15-122.29" } }, "u_layer_sequencer.ram_addr": { "hide_name": 0, "bits": [ 4791, 4776, 4777, 4788, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4789, 4790 ], "attributes": { "hdlname": "u_layer_sequencer ram_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:100.34-100.42" } }, "u_layer_sequencer.ram_rdata": { "hide_name": 0, "bits": [ 179, 180, 181, 182, 183, 184, 185, 186 ], "signed": 1, "attributes": { "hdlname": "u_layer_sequencer ram_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:103.34-103.43" } }, "u_layer_sequencer.ram_ready": { "hide_name": 0, "bits": [ 187 ], "attributes": { "hdlname": "u_layer_sequencer ram_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:104.34-104.43" } }, "u_layer_sequencer.ram_req": { "hide_name": 0, "bits": [ 1558 ], "attributes": { "hdlname": "u_layer_sequencer ram_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:98.34-98.41" } }, "u_layer_sequencer.ram_wdata": { "hide_name": 0, "bits": [ 4800, 4814, 4812, 4810, 4808, 4806, 4804, 4802 ], "signed": 1, "attributes": { "hdlname": "u_layer_sequencer ram_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:101.34-101.43" } }, "u_layer_sequencer.ram_wr": { "hide_name": 0, "bits": [ 1585 ], "attributes": { "hdlname": "u_layer_sequencer ram_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:99.34-99.40" } }, "u_layer_sequencer.ram_wr_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 4775 ], "attributes": { } }, "u_layer_sequencer.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_layer_sequencer rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:54.16-54.19" } }, "u_layer_sequencer.run_num_layers": { "hide_name": 0, "bits": [ 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774 ], "attributes": { "hdlname": "u_layer_sequencer run_num_layers", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:61.23-61.37" } }, "u_layer_sequencer.seq_busy": { "hide_name": 0, "bits": [ 53 ], "attributes": { "hdlname": "u_layer_sequencer seq_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:63.16-63.24" } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 4815 ], "attributes": { } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 4817 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 4818 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_layer_sequencer.seq_busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 4816 ], "attributes": { } }, "u_layer_sequencer.seq_done": { "hide_name": 0, "bits": [ 4820 ], "attributes": { "hdlname": "u_layer_sequencer seq_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:64.16-64.24" } }, "u_layer_sequencer.seq_done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 4819 ], "attributes": { } }, "u_layer_sequencer.state": { "hide_name": 0, "bits": [ 3763, 3670, 3472, 3669, 3869, 3640, 127 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_layer_sequencer.state_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 4821 ], "attributes": { } }, "u_layer_sequencer.table_base": { "hide_name": 0, "bits": [ 1269, 1265, 1236, 1284, 1287, 1274, 1285, 1260, 1286, 1277, 1234, 1289, 1288, 1272, 1238, 1240, 1281, 1244, 1248, 1291, 1250, 1252, 1256 ], "attributes": { "hdlname": "u_layer_sequencer table_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:71.33-71.43" } }, "u_layer_sequencer.w_base_acc": { "hide_name": 0, "bits": [ 4698, 4700, 4722, 4730, 4732, 4734, 4736, 4738, 4740, 4742, 4702, 4704, 4706, 4708, 4710, 4712, 4714, 4716, 4718, 4720, 4724, 4726, 4728, "x" ], "attributes": { "hdlname": "u_layer_sequencer w_base_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:126.16-126.26" } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 4822 ], "attributes": { } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 3464, 3465, 4825 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 4823 ], "attributes": { } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 3473 ], "attributes": { } }, "u_layer_sequencer.w_base_acc_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 4824 ], "attributes": { } }, "u_layer_sequencer.write_sel": { "hide_name": 0, "bits": [ 3504 ], "attributes": { "hdlname": "u_layer_sequencer write_sel", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:133.9-133.18" } }, "u_layer_sequencer.write_sel_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 4826 ], "attributes": { } }, "u_layer_sequencer.x_base": { "hide_name": 0, "bits": [ 2038, 2039, 2035, 2036, 2032, 2033, 2029, 2030, 2026, 2027, 2023, 2024, 2020, 2021, 2016, 2017, 2040, 2041, 2043, 2044, 2046, 2047, 2049 ], "attributes": { "hdlname": "u_layer_sequencer x_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:70.33-70.39" } }, "u_layer_sequencer.y_bus": { "hide_name": 0, "bits": [ 4799, 4813, 4811, 4809, 4807, 4805, 4803, 4801 ], "signed": 1, "attributes": { "hdlname": "u_layer_sequencer y_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/layer_sequencer.v:92.48-92.53" } }, "u_memory_if.addr": { "hide_name": 0, "bits": [ 3401, 3402, 3413, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3414, 3415, "0" ], "attributes": { "hdlname": "u_memory_if addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:10.35-10.39" } }, "u_memory_if.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_memory_if clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:5.35-5.38" } }, "u_memory_if.lb_n": { "hide_name": 0, "bits": [ 3425 ], "attributes": { "hdlname": "u_memory_if lb_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:12.35-12.39" } }, "u_memory_if.mem_addr": { "hide_name": 0, "bits": [ 4827, 4828, 4839, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4840, 4841, "0" ], "attributes": { "hdlname": "u_memory_if mem_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:20.35-20.43" } }, "u_memory_if.mem_lb_n": { "hide_name": 0, "bits": [ 4849 ], "attributes": { "hdlname": "u_memory_if mem_lb_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:22.35-22.43" } }, "u_memory_if.mem_rdata": { "hide_name": 0, "bits": [ 4876, 4877, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4878, 4879, 4880, 4881, 4882, 4883 ], "attributes": { "hdlname": "u_memory_if mem_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:25.35-25.44" } }, "u_memory_if.mem_ready": { "hide_name": 0, "bits": [ 3433 ], "attributes": { "hdlname": "u_memory_if mem_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:26.35-26.44" } }, "u_memory_if.mem_req": { "hide_name": 0, "bits": [ 4852 ], "attributes": { "hdlname": "u_memory_if mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:18.35-18.42" } }, "u_memory_if.mem_req_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 4873, 4854 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_memory_if.mem_req_LUT4_D_Z": { "hide_name": 0, "bits": [ 6608, 6609, 6619, 4853 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_memory_if.mem_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 4855 ], "attributes": { } }, "u_memory_if.mem_ub_n": { "hide_name": 0, "bits": [ 4856 ], "attributes": { "hdlname": "u_memory_if mem_ub_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:23.35-23.43" } }, "u_memory_if.mem_wdata": { "hide_name": 0, "bits": [ 4858, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4859, 4860, 4861, 4862, 4863, 4864, 4857 ], "attributes": { "hdlname": "u_memory_if mem_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:21.35-21.44" } }, "u_memory_if.mem_wr": { "hide_name": 0, "bits": [ 4873 ], "attributes": { "hdlname": "u_memory_if mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:19.35-19.41" } }, "u_memory_if.mem_wr_LUT4_C_Z": { "hide_name": 0, "bits": [ 6608, 4874 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_memory_if.rdata": { "hide_name": 0, "bits": [ 3387, 3390, 3384, 3396, 3399, 3377, 3393, 3381, 3386, 3389, 3383, 3395, 3398, 3376, 3392, 3380 ], "attributes": { "hdlname": "u_memory_if rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:15.35-15.40" } }, "u_memory_if.ready": { "hide_name": 0, "bits": [ 3457 ], "attributes": { "hdlname": "u_memory_if ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:16.35-16.40" } }, "u_memory_if.ready_LUT4_C_Z": { "hide_name": 0, "bits": [ 3459, 3460 ], "attributes": { } }, "u_memory_if.ready_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 235, 236, 3456 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_memory_if.ready_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 4892 ], "attributes": { } }, "u_memory_if.req": { "hide_name": 0, "bits": [ 3427 ], "attributes": { "hdlname": "u_memory_if req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:8.35-8.38" } }, "u_memory_if.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_memory_if rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:6.35-6.38" } }, "u_memory_if.state": { "hide_name": 0, "bits": [ 3426, 3432 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_memory_if.ub_n": { "hide_name": 0, "bits": [ 3437 ], "attributes": { "hdlname": "u_memory_if ub_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:13.35-13.39" } }, "u_memory_if.wdata": { "hide_name": 0, "bits": [ 3440, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3441, 3442, 3443, 3444, 3445, 3446, 3439 ], "attributes": { "hdlname": "u_memory_if wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:11.35-11.40" } }, "u_memory_if.wr": { "hide_name": 0, "bits": [ 3455 ], "attributes": { "hdlname": "u_memory_if wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/memory_interface.v:9.35-9.37" } }, "u_neuron_memory.access_addr": { "hide_name": 0, "bits": [ 4895, 4897, 4919, 4927, 4929, 4931, 4933, 4935, 4937, 4939, 4899, 4901, 4903, 4905, 4907, 4909, 4911, 4913, 4915, 4917, 4921, 4923, 4925 ], "attributes": { "hdlname": "u_neuron_memory access_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:159.27-159.38" } }, "u_neuron_memory.access_mem_req": { "hide_name": 0, "bits": [ 164 ], "attributes": { "hdlname": "u_neuron_memory access_mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:165.27-165.41" } }, "u_neuron_memory.access_mem_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_neuron_memory access_mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:166.27-166.40" } }, "u_neuron_memory.access_rdata": { "hide_name": 0, "bits": [ 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory access_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:162.27-162.39" } }, "u_neuron_memory.access_ready": { "hide_name": 0, "bits": [ 4943 ], "attributes": { "hdlname": "u_neuron_memory access_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:163.27-163.39" } }, "u_neuron_memory.access_req": { "hide_name": 0, "bits": [ 4942 ], "attributes": { "hdlname": "u_neuron_memory access_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:157.27-157.37" } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 4940 ], "attributes": { } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 4943, 59, 4944, 4945 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 4949, 4950, 4947, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.access_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 4941 ], "attributes": { } }, "u_neuron_memory.access_wdata": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory access_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:160.27-160.39" } }, "u_neuron_memory.access_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_neuron_memory access_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:158.27-158.36" } }, "u_neuron_memory.bias_group_addr": { "hide_name": 0, "bits": [ 4957, 4959, 4981, 4989, 4991, 4993, 4995, 4997, 4999, 5001, 4961, 4963, 4965, 4967, 4969, 4971, 4973, 4975, 4977, 4979, 4983, 4985, 4987 ], "attributes": { "hdlname": "u_neuron_memory bias_group_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:104.26-104.41" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 4956, 4958, 4980, 4988, 4990, 4992, 4994, 4996, 4998, 5000, 4960, 4962, 4964, 4966, 4968, 4970, 4972, 4974, 4976, 4978, 4982, 4984, 4986 ], "attributes": { } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 5008 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 5009 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 5011, 4667, 4951, 53, 5010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5013 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4666, 5105, 4951, 53, 5014 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 5015 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 5016 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 5019 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 5020 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 4669, 5022, 4951, 53, 5021 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5023 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5018, 4668, 4951, 53, 5017 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 5024 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 5025 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 5028 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 5029 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 5031, 4672, 4951, 53, 5030 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5032 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4671, 5027, 4951, 53, 5026 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 5033 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 5034 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 5036, 4673, 4951, 53, 5035 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 5037 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 5038 ], "attributes": { "unused_bits": "0 " } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 5039 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 5040 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 4951, 4659, 5042, 53, 5041 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5043 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5044 ], "attributes": { "unused_bits": "0 " } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 5045 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 5046 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 5049 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 5050 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 4951, 5052, 4674, 53, 5051 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5053 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4951, 5048, 4670, 53, 5047 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 5054 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 5055 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 5005 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 5006 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 5062 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 5063 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 4676, 5065, 4951, 53, 5064 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5066 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_20_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5057, 4951, 4675, 53, 5056 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 5067 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 5068 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 5071 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 5072 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 5059 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 5060 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 5074, 4680, 4951, 53, 5061 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5076 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4679, 5058, 4951, 53, 5007 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 5077 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 5078 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 5081 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 5082 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 4661, 5084, 4951, 53, 5083 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5085 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4660, 5080, 4951, 53, 5079 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 5086 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 5087 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 5090 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 5091 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 5093, 4663, 4951, 53, 5092 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5094 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5089, 4662, 4951, 53, 5088 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 5095 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 5096 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 5099 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 5100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 4665, 5102, 4951, 53, 5101 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5012 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4664, 5098, 4951, 53, 5097 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 5103 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 5104 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5002 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5003 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 5106, 4678, 4951, 53, 5004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5075 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:466.48-466.70|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.bias_group_addr_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5070, 4677, 4951, 53, 5069 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.bias_reg": { "hide_name": 0, "bits": [ 3913, 3914, 4549, 4550, 4552, 4553, 4618, 4605 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory bias_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:115.22-115.30" } }, "u_neuron_memory.busy": { "hide_name": 0, "bits": [ 1085 ], "attributes": { "hdlname": "u_neuron_memory busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:67.35-67.39" } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 5116 ], "attributes": { } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5117 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.busy_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5118 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_neuron_memory clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:11.16-11.19" } }, "u_neuron_memory.done": { "hide_name": 0, "bits": [ 3671 ], "attributes": { "hdlname": "u_neuron_memory done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:68.35-68.39" } }, "u_neuron_memory.done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 5120 ], "attributes": { } }, "u_neuron_memory.index": { "hide_name": 0, "bits": [ 5123, 5125, 5127, 5129, 5131, 5133 ], "attributes": { "hdlname": "u_neuron_memory index", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:84.34-84.39" } }, "u_neuron_memory.index_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 5121 ], "attributes": { } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 5122, 5124, 5126, 5128, 5130, 5132 ], "attributes": { } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_3_C": { "hide_name": 0, "bits": [ 4948, 4946, 5138, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_3_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5140 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_3_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4948, 4946, 5136, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_5_C": { "hide_name": 0, "bits": [ 4948, 4946, 5141, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5142 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4948, 4946, 5137, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 4948, 4946, 5135, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 5139 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:371.38-371.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_neuron_memory.index_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5143 ], "attributes": { "unused_bits": "0 " } }, "u_neuron_memory.mem_addr": { "hide_name": 0, "bits": [ 4895, 4897, 4919, 4927, 4929, 4931, 4933, 4935, 4937, 4939, 4899, 4901, 4903, 4905, 4907, 4909, 4911, 4913, 4915, 4917, 4921, 4923, 4925 ], "attributes": { "hdlname": "u_neuron_memory mem_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:23.35-23.43" } }, "u_neuron_memory.mem_rdata": { "hide_name": 0, "bits": [ 152, 153, 154, 155, 156, 157, 158, 159 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory mem_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:26.35-26.44" } }, "u_neuron_memory.mem_ready": { "hide_name": 0, "bits": [ 161 ], "attributes": { "hdlname": "u_neuron_memory mem_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:27.35-27.44" } }, "u_neuron_memory.mem_req": { "hide_name": 0, "bits": [ 164 ], "attributes": { "hdlname": "u_neuron_memory mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:21.35-21.42" } }, "u_neuron_memory.mem_wdata": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory mem_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:24.35-24.44" } }, "u_neuron_memory.mem_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_neuron_memory mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:22.35-22.41" } }, "u_neuron_memory.n_neurons_real": { "hide_name": 0, "bits": [ 7482, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "defaultvalue": "0000000000000001", "hdlname": "u_neuron_memory n_neurons_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:56.35-56.49", "unused_bits": "0 " } }, "u_neuron_memory.neuron_busy": { "hide_name": 0, "bits": [ 5145 ], "attributes": { "hdlname": "u_neuron_memory neuron_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:255.23-255.34" } }, "u_neuron_memory.neuron_done": { "hide_name": 0, "bits": [ 4952 ], "attributes": { "hdlname": "u_neuron_memory neuron_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:256.23-256.34" } }, "u_neuron_memory.neuron_index": { "hide_name": 0, "bits": [ 54 ], "attributes": { "hdlname": "u_neuron_memory neuron_index", "single_bit_vector": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:101.34-101.46" } }, "u_neuron_memory.neuron_index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 5144 ], "attributes": { } }, "u_neuron_memory.neuron_start": { "hide_name": 0, "bits": [ 5146 ], "attributes": { "hdlname": "u_neuron_memory neuron_start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:250.9-250.21" } }, "u_neuron_memory.neuron_start_LUT4_C_Z": { "hide_name": 0, "bits": [ 5147 ], "attributes": { } }, "u_neuron_memory.neuron_y": { "hide_name": 0, "bits": [ 6452, 6453, 6454, 6455, 6456, 6457, 6458, 6459 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory neuron_y", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:254.23-254.31" } }, "u_neuron_memory.rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "hdlname": "u_neuron_memory rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:12.16-12.19" } }, "u_neuron_memory.state": { "hide_name": 0, "bits": [ 4953, 5119, 4946, 4948, 4951, 58 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_neuron_memory.state_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 5153 ], "attributes": { } }, "u_neuron_memory.u_mem.addr": { "hide_name": 0, "bits": [ 4895, 4897, 4919, 4927, 4929, 4931, 4933, 4935, 4937, 4939, 4899, 4901, 4903, 4905, 4907, 4909, 4911, 4913, 4915, 4917, 4921, 4923, 4925 ], "attributes": { "hdlname": "u_neuron_memory u_mem addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:15.34-15.38" } }, "u_neuron_memory.u_mem.addr_reg": { "hide_name": 0, "bits": [ 5154, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_neuron_memory u_mem addr_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:49.26-49.34" } }, "u_neuron_memory.u_mem.addr_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 5158, 5161, 5160, 5159, 5155, 5157, 5156, 5162 ], "attributes": { } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 160, 161, 5163, 52 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.addr_reg_TRELLIS_FF_Q_CE_LUT4_C_Z": { "hide_name": 0, "bits": [ 5166, 5164 ], "attributes": { } }, "u_neuron_memory.u_mem.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_neuron_memory u_mem clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:4.34-4.37" } }, "u_neuron_memory.u_mem.mem_ready": { "hide_name": 0, "bits": [ 161 ], "attributes": { "hdlname": "u_neuron_memory u_mem mem_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:33.36-33.45" } }, "u_neuron_memory.u_mem.mem_req": { "hide_name": 0, "bits": [ 164 ], "attributes": { "hdlname": "u_neuron_memory u_mem mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:25.34-25.41" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D": { "hide_name": 0, "bits": [ 4935, 164, 5167 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5168 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5169 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z": { "hide_name": 0, "bits": [ 219, 189, 191, 213, 221, 223, 225, 227, 229, 231, 233, 193, 195, 197, 199, 201, 203, 205, 207, 209, 211, 215, 217 ], "attributes": { } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D": { "hide_name": 0, "bits": [ 4919, 164, 5173 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5174 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_10_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5175 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 4913, 164, 5177 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_11_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5179 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 4931, 164, 5181 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5182 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_12_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5183 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D": { "hide_name": 0, "bits": [ 4897, 164, 5185 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5186 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_13_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5187 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D": { "hide_name": 0, "bits": [ 4915, 164, 5189 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5190 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_14_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 4917, 164, 5193 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5194 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_15_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5195 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D": { "hide_name": 0, "bits": [ 4895, 164, 5197 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_16_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D": { "hide_name": 0, "bits": [ 4927, 164, 5201 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5202 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_17_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5203 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D": { "hide_name": 0, "bits": [ 4937, 164, 5205 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_18_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5207 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D": { "hide_name": 0, "bits": [ 4903, 164, 5209 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5210 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_19_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5211 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 4907, 164, 5172 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_1_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5214 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 4925, 164, 5217 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5218 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_20_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D": { "hide_name": 0, "bits": [ 4939, 164, 5221 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5222 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_21_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5223 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 4909, 164, 5216 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_2_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 4901, 164, 5228 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_3_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5230 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 4933, 164, 5232 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_4_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5234 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 4921, 164, 5236 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_5_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D": { "hide_name": 0, "bits": [ 4905, 164, 5240 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_6_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5242 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 4911, 164, 5244 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_7_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5246 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 4929, 164, 5248 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_8_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5250 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 4923, 164, 5252 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_9_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 4899, 164, 5171 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_mem.mem_req_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_mem.mem_req_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 5259 ], "attributes": { } }, "u_neuron_memory.u_mem.mem_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_neuron_memory u_mem mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:26.34-26.40" } }, "u_neuron_memory.u_mem.rdata": { "hide_name": 0, "bits": [ 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_mem rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:18.34-18.39" } }, "u_neuron_memory.u_mem.ready": { "hide_name": 0, "bits": [ 4943 ], "attributes": { "hdlname": "u_neuron_memory u_mem ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:19.34-19.39" } }, "u_neuron_memory.u_mem.ready_LUT4_D_Z": { "hide_name": 0, "bits": [ 5107, 52 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_mem.ready_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 5260 ], "attributes": { } }, "u_neuron_memory.u_mem.req": { "hide_name": 0, "bits": [ 4942 ], "attributes": { "hdlname": "u_neuron_memory u_mem req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:13.34-13.37" } }, "u_neuron_memory.u_mem.rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "hdlname": "u_neuron_memory u_mem rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:5.34-5.37" } }, "u_neuron_memory.u_mem.state": { "hide_name": 0, "bits": [ 5165, 160 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_neuron_memory.u_mem.wdata": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_mem wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:16.34-16.39" } }, "u_neuron_memory.u_mem.wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "hdlname": "u_neuron_memory u_mem wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/int8_memory_access.v:14.34-14.36" } }, "u_neuron_memory.u_neuron.acc": { "hide_name": 0, "bits": [ 4157, 4159, 4237, 4117, 4113, 4100, 4091, 4078, 4069, 4047, 4051, 4034, 4025, 4005, 4009, 3998, 4001, 4362, 4379, 4378, 4395, 4400, 4415, 4414, 4429, 4434, 4446, 4451, 4463, 4468, 4482, 4483 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:90.32-90.35" } }, "u_neuron_memory.u_neuron.bias": { "hide_name": 0, "bits": [ 3913, 3914, 4549, 4550, 4552, 4553, 4618, 4605 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron bias", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:13.35-13.39" } }, "u_neuron_memory.u_neuron.bias_ext": { "hide_name": 0, "bits": [ 3913, 3914, 4549, 4550, 4552, 4553, 4618, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605, 4605 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron bias_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:97.33-97.41" } }, "u_neuron_memory.u_neuron.busy": { "hide_name": 0, "bits": [ 5145 ], "attributes": { "hdlname": "u_neuron_memory u_neuron busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:36.16-36.20" } }, "u_neuron_memory.u_neuron.busy_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 5261 ], "attributes": { } }, "u_neuron_memory.u_neuron.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_neuron_memory u_neuron clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:7.11-7.14" } }, "u_neuron_memory.u_neuron.done": { "hide_name": 0, "bits": [ 4952 ], "attributes": { "hdlname": "u_neuron_memory u_neuron done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:37.16-37.20" } }, "u_neuron_memory.u_neuron.done_LUT4_C_Z": { "hide_name": 0, "bits": [ 5262 ], "attributes": { } }, "u_neuron_memory.u_neuron.done_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 5263 ], "attributes": { } }, "u_neuron_memory.u_neuron.group_index": { "hide_name": 0, "bits": [ 4251, 4250 ], "attributes": { "hdlname": "u_neuron_memory u_neuron group_index", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:80.33-80.44" } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 5265, 5266 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:206.36-206.54|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 5264 ], "attributes": { } }, "u_neuron_memory.u_neuron.group_index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 5265, 4250 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:206.36-206.54|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" } }, "u_neuron_memory.u_neuron.groups_real": { "hide_name": 0, "bits": [ 7682, 7683, 7684, 7685, 7686, 7687, 7688, 7689, 7690, 7691, 7692, 7693, 7694, "0", "0", "0" ], "attributes": { "hdlname": "u_neuron_memory u_neuron groups_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:88.17-88.28", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12" } }, "u_neuron_memory.u_neuron.rst": { "hide_name": 0, "bits": [ 52 ], "attributes": { "hdlname": "u_neuron_memory u_neuron rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:8.11-8.14" } }, "u_neuron_memory.u_neuron.start": { "hide_name": 0, "bits": [ 5146 ], "attributes": { "hdlname": "u_neuron_memory u_neuron start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:9.11-9.16" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.acc_out": { "hide_name": 0, "bits": [ 3932, 3933, 3937, 3938, 3944, 3945, 3951, 3952, 3958, 3959, 3965, 3966, 3972, 3973, 3979, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.product": { "hide_name": 0, "bits": [ 3932, 3933, 3937, 3938, 3944, 3945, 3951, 3952, 3958, 3959, 3965, 3966, 3972, 3973, 3979, 3980 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704, 7705, 7706, 7707, 7708, 7709, 7710, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.product_ext": { "hide_name": 0, "bits": [ 3932, 3933, 3937, 3938, 3944, 3945, 3951, 3952, 3958, 3959, 3965, 3966, 3972, 3973, 3979, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.w": { "hide_name": 0, "bits": [ 5275, 5276, 5278, 5279, 5280, 5281, 5282, 5277 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[0].u_mac.x": { "hide_name": 0, "bits": [ 5267, 5268, 5270, 5271, 5272, 5273, 5274, 5269 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[0].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.acc_out": { "hide_name": 0, "bits": [ 3930, 3931, 3935, 3936, 3942, 3943, 3949, 3950, 3956, 3957, 3963, 3964, 3970, 3971, 3977, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.product": { "hide_name": 0, "bits": [ 3930, 3931, 3935, 3936, 3942, 3943, 3949, 3950, 3956, 3957, 3963, 3964, 3970, 3971, 3977, 3978 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7711, 7712, 7713, 7714, 7715, 7716, 7717, 7718, 7719, 7720, 7721, 7722, 7723, 7724, 7725, 7726, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.product_ext": { "hide_name": 0, "bits": [ 3930, 3931, 3935, 3936, 3942, 3943, 3949, 3950, 3956, 3957, 3963, 3964, 3970, 3971, 3977, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.w": { "hide_name": 0, "bits": [ 5311, 5312, 5314, 5315, 5316, 5317, 5318, 5313 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[1].u_mac.x": { "hide_name": 0, "bits": [ 5303, 5304, 5306, 5307, 5308, 5309, 5310, 5305 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[1].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.acc_out": { "hide_name": 0, "bits": [ 4140, 4141, 4134, 4135, 4128, 4129, 4105, 4106, 4083, 4084, 4061, 4062, 4039, 4040, 4018, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.product": { "hide_name": 0, "bits": [ 4140, 4141, 4134, 4135, 4128, 4129, 4105, 4106, 4083, 4084, 4061, 4062, 4039, 4040, 4018, 3988 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736, 7737, 7738, 7739, 7740, 7741, 7742, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.product_ext": { "hide_name": 0, "bits": [ 4140, 4141, 4134, 4135, 4128, 4129, 4105, 4106, 4083, 4084, 4061, 4062, 4039, 4040, 4018, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.w": { "hide_name": 0, "bits": [ 5347, 5348, 5350, 5351, 5352, 5353, 5354, 5349 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[2].u_mac.x": { "hide_name": 0, "bits": [ 5339, 5340, 5342, 5343, 5344, 5345, 5346, 5341 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[2].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.acc_out": { "hide_name": 0, "bits": [ 4138, 4139, 4132, 4133, 4126, 4127, 4103, 4104, 4081, 4082, 4059, 4060, 4037, 4038, 4017, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.product": { "hide_name": 0, "bits": [ 4138, 4139, 4132, 4133, 4126, 4127, 4103, 4104, 4081, 4082, 4059, 4060, 4037, 4038, 4017, 3987 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755, 7756, 7757, 7758, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.product_ext": { "hide_name": 0, "bits": [ 4138, 4139, 4132, 4133, 4126, 4127, 4103, 4104, 4081, 4082, 4059, 4060, 4037, 4038, 4017, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.w": { "hide_name": 0, "bits": [ 5383, 5384, 5386, 5387, 5388, 5389, 5390, 5385 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[3].u_mac.x": { "hide_name": 0, "bits": [ 5375, 5376, 5378, 5379, 5380, 5381, 5382, 5377 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[3].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.acc_out": { "hide_name": 0, "bits": [ 4152, 4153, 4163, 4164, 4175, 4176, 4180, 4181, 4185, 4186, 4190, 4191, 4195, 4196, 4200, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.product": { "hide_name": 0, "bits": [ 4152, 4153, 4163, 4164, 4175, 4176, 4180, 4181, 4185, 4186, 4190, 4191, 4195, 4196, 4200, 4201 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7759, 7760, 7761, 7762, 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771, 7772, 7773, 7774, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.product_ext": { "hide_name": 0, "bits": [ 4152, 4153, 4163, 4164, 4175, 4176, 4180, 4181, 4185, 4186, 4190, 4191, 4195, 4196, 4200, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.w": { "hide_name": 0, "bits": [ 5419, 5420, 5422, 5423, 5424, 5425, 5426, 5421 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[4].u_mac.x": { "hide_name": 0, "bits": [ 5411, 5412, 5414, 5415, 5416, 5417, 5418, 5413 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[4].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.acc_out": { "hide_name": 0, "bits": [ 4150, 4151, 4161, 4162, 4173, 4174, 4178, 4179, 4183, 4184, 4188, 4189, 4193, 4194, 4198, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.product": { "hide_name": 0, "bits": [ 4150, 4151, 4161, 4162, 4173, 4174, 4178, 4179, 4183, 4184, 4188, 4189, 4193, 4194, 4198, 4199 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7775, 7776, 7777, 7778, 7779, 7780, 7781, 7782, 7783, 7784, 7785, 7786, 7787, 7788, 7789, 7790, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.product_ext": { "hide_name": 0, "bits": [ 4150, 4151, 4161, 4162, 4173, 4174, 4178, 4179, 4183, 4184, 4188, 4189, 4193, 4194, 4198, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.w": { "hide_name": 0, "bits": [ 5455, 5456, 5458, 5459, 5460, 5461, 5462, 5457 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[5].u_mac.x": { "hide_name": 0, "bits": [ 5447, 5448, 5450, 5451, 5452, 5453, 5454, 5449 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[5].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.acc_out": { "hide_name": 0, "bits": [ 4145, 4146, 4169, 4170, 4235, 4236, 4230, 4231, 4225, 4226, 4220, 4221, 4215, 4216, 4211, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.product": { "hide_name": 0, "bits": [ 4145, 4146, 4169, 4170, 4235, 4236, 4230, 4231, 4225, 4226, 4220, 4221, 4215, 4216, 4211, 4206 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7791, 7792, 7793, 7794, 7795, 7796, 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804, 7805, 7806, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.product_ext": { "hide_name": 0, "bits": [ 4145, 4146, 4169, 4170, 4235, 4236, 4230, 4231, 4225, 4226, 4220, 4221, 4215, 4216, 4211, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.w": { "hide_name": 0, "bits": [ 5491, 5492, 5494, 5495, 5496, 5497, 5498, 5493 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[6].u_mac.x": { "hide_name": 0, "bits": [ 5483, 5484, 5486, 5487, 5488, 5489, 5490, 5485 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[6].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_in": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:7.35-7.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.acc_out": { "hide_name": 0, "bits": [ 4143, 4144, 4167, 4168, 4233, 4234, 4228, 4229, 4223, 4224, 4218, 4219, 4213, 4214, 4210, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac acc_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:8.35-8.42" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.product": { "hide_name": 0, "bits": [ 4143, 4144, 4167, 4168, 4233, 4234, 4228, 4229, 4223, 4224, 4218, 4219, 4213, 4214, 4210, 4205 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac product", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:13.34-13.41" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_MULT18X18D_P9_P35": { "hide_name": 0, "bits": [ 7807, 7808, 7809, 7810, 7811, 7812, 7813, 7814, 7815, 7816, 7817, 7818, 7819, 7820, 7821, 7822, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:16.22-16.27|/opt/homebrew/bin/../share/yosys/mul2dsp.v:255.6-259.5|/opt/homebrew/bin/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.product_ext": { "hide_name": 0, "bits": [ 4143, 4144, 4167, 4168, 4233, 4234, 4228, 4229, 4223, 4224, 4218, 4219, 4213, 4214, 4210, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac product_ext", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:14.33-14.44" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.w": { "hide_name": 0, "bits": [ 5527, 5528, 5530, 5531, 5532, 5533, 5534, 5529 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac w", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:6.36-6.37" } }, "u_neuron_memory.u_neuron.u_mac8.GEN_MAC[7].u_mac.x": { "hide_name": 0, "bits": [ 5519, 5520, 5522, 5523, 5524, 5525, 5526, 5521 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 GEN_MAC[7].u_mac x", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac_unit.v:5.36-5.37" } }, "u_neuron_memory.u_neuron.u_mac8.acc_in": { "hide_name": 0, "bits": [ 4157, 4159, 4237, 4117, 4113, 4100, 4091, 4078, 4069, 4047, 4051, 4034, 4025, 4005, 4009, 3998, 4001, 4362, 4379, 4378, 4395, 4400, 4415, 4414, 4429, 4434, 4446, 4451, 4463, 4468, 4482, 4483 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 acc_in", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:8.34-8.40" } }, "u_neuron_memory.u_neuron.u_mac8.products[0]": { "hide_name": 0, "bits": [ 3932, 3933, 3937, 3938, 3944, 3945, 3951, 3952, 3958, 3959, 3965, 3966, 3972, 3973, 3979, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[1]": { "hide_name": 0, "bits": [ 3930, 3931, 3935, 3936, 3942, 3943, 3949, 3950, 3956, 3957, 3963, 3964, 3970, 3971, 3977, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[2]": { "hide_name": 0, "bits": [ 4140, 4141, 4134, 4135, 4128, 4129, 4105, 4106, 4083, 4084, 4061, 4062, 4039, 4040, 4018, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[3]": { "hide_name": 0, "bits": [ 4138, 4139, 4132, 4133, 4126, 4127, 4103, 4104, 4081, 4082, 4059, 4060, 4037, 4038, 4017, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[4]": { "hide_name": 0, "bits": [ 4152, 4153, 4163, 4164, 4175, 4176, 4180, 4181, 4185, 4186, 4190, 4191, 4195, 4196, 4200, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[5]": { "hide_name": 0, "bits": [ 4150, 4151, 4161, 4162, 4173, 4174, 4178, 4179, 4183, 4184, 4188, 4189, 4193, 4194, 4198, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[6]": { "hide_name": 0, "bits": [ 4145, 4146, 4169, 4170, 4235, 4236, 4230, 4231, 4225, 4226, 4220, 4221, 4215, 4216, 4211, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.products[7]": { "hide_name": 0, "bits": [ 4143, 4144, 4167, 4168, 4233, 4234, 4228, 4229, 4223, 4224, 4218, 4219, 4213, 4214, 4210, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 products[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:15.33-15.41" } }, "u_neuron_memory.u_neuron.u_mac8.tree[0]": { "hide_name": 0, "bits": [ 3932, 3933, 3937, 3938, 3944, 3945, 3951, 3952, 3958, 3959, 3965, 3966, 3972, 3973, 3979, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980, 3980 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[0]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[10]": { "hide_name": 0, "bits": [ 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832, 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839, 7839 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[10]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_neuron_memory.u_neuron.u_mac8.tree[11]": { "hide_name": 0, "bits": [ 7840, 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848, 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856, 7856 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[11]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_neuron_memory.u_neuron.u_mac8.tree[1]": { "hide_name": 0, "bits": [ 3930, 3931, 3935, 3936, 3942, 3943, 3949, 3950, 3956, 3957, 3963, 3964, 3970, 3971, 3977, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978, 3978 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[1]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[2]": { "hide_name": 0, "bits": [ 4140, 4141, 4134, 4135, 4128, 4129, 4105, 4106, 4083, 4084, 4061, 4062, 4039, 4040, 4018, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988, 3988 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[2]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[3]": { "hide_name": 0, "bits": [ 4138, 4139, 4132, 4133, 4126, 4127, 4103, 4104, 4081, 4082, 4059, 4060, 4037, 4038, 4017, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987, 3987 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[3]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[4]": { "hide_name": 0, "bits": [ 4152, 4153, 4163, 4164, 4175, 4176, 4180, 4181, 4185, 4186, 4190, 4191, 4195, 4196, 4200, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201, 4201 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[4]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[5]": { "hide_name": 0, "bits": [ 4150, 4151, 4161, 4162, 4173, 4174, 4178, 4179, 4183, 4184, 4188, 4189, 4193, 4194, 4198, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199, 4199 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[5]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[6]": { "hide_name": 0, "bits": [ 4145, 4146, 4169, 4170, 4235, 4236, 4230, 4231, 4225, 4226, 4220, 4221, 4215, 4216, 4211, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206, 4206 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[6]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[7]": { "hide_name": 0, "bits": [ 4143, 4144, 4167, 4168, 4233, 4234, 4228, 4229, 4223, 4224, 4218, 4219, 4213, 4214, 4210, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205, 4205 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[7]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13" } }, "u_neuron_memory.u_neuron.u_mac8.tree[8]": { "hide_name": 0, "bits": [ 7857, 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865, 7866, 7867, 7868, 7869, 7870, 7871, 7872, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873, 7873 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[8]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_neuron_memory.u_neuron.u_mac8.tree[9]": { "hide_name": 0, "bits": [ 7874, 7875, 7876, 7877, 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885, 7886, 7887, 7888, 7889, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890, 7890 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 tree[9]", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:73.9-73.13", "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus": { "hide_name": 0, "bits": [ 5275, 5276, 5278, 5279, 5280, 5281, 5282, 5277, 5311, 5312, 5314, 5315, 5316, 5317, 5318, 5313, 5347, 5348, 5350, 5351, 5352, 5353, 5354, 5349, 5383, 5384, 5386, 5387, 5388, 5389, 5390, 5385, 5419, 5420, 5422, 5423, 5424, 5425, 5426, 5421, 5455, 5456, 5458, 5459, 5460, 5461, 5462, 5457, 5491, 5492, 5494, 5495, 5496, 5497, 5498, 5493, 5527, 5528, 5530, 5531, 5532, 5533, 5534, 5529 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:7.44-7.49" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 5561 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 5562 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 5564, 5565, 4250, 4251, 5563 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 5568 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 5569 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 5571, 5572, 4250, 4251, 5570 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 5575 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 5576 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 5578, 5579, 4250, 4251, 5577 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 5582 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 5583 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 5585, 5586, 4250, 4251, 5584 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 5589 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 5590 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 5592, 5593, 4250, 4251, 5591 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 5596 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 5597 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 5599, 5600, 4250, 4251, 5598 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 5603 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 5604 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 5606, 5607, 4250, 4251, 5605 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 5610 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 5611 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 5613, 5614, 4250, 4251, 5612 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 5617 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 5618 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 5620, 5621, 4250, 4251, 5619 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 5624 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 5625 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 5627, 5628, 4250, 4251, 5626 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 5558 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 5559 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 5631, 5632, 4250, 4251, 5560 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 5638 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 5639 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 5641, 5642, 4250, 4251, 5640 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 5645 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 5646 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 5648, 5649, 4250, 4251, 5647 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 5652 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 5653 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 5655, 5656, 4250, 4251, 5654 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 5659 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 5660 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 5662, 5663, 4250, 4251, 5661 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 5666 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 5667 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 5669, 5670, 4250, 4251, 5668 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 5673 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 5674 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 5676, 5677, 4250, 4251, 5675 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 5680 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 5681 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 5683, 5684, 4250, 4251, 5682 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 5687 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 5688 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 5690, 5691, 4250, 4251, 5689 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 5694 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 5695 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 5697, 5698, 4250, 4251, 5696 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 5701 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 5702 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 5704, 5705, 4250, 4251, 5703 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 5635 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 5636 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 5708, 5709, 4250, 4251, 5637 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 5715 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 5716 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 5718, 5719, 4250, 4251, 5717 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 5722 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 5723 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 5725, 5726, 4250, 4251, 5724 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 5729 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 5730 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 5732, 5733, 4250, 4251, 5731 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 5736 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 5737 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 5739, 5740, 4250, 4251, 5738 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 5743 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 5744 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 5746, 5747, 4250, 4251, 5745 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 5750 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 5751 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 5753, 5754, 4250, 4251, 5752 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 5757 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 5758 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 5760, 5761, 4250, 4251, 5759 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 5764 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 5765 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 5767, 5768, 4250, 4251, 5766 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 5771 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 5772 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 5774, 5775, 4250, 4251, 5773 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 5778 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 5779 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 5781, 5782, 4250, 4251, 5780 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 5712 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 5713 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 5785, 5786, 4250, 4251, 5714 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 5792 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 5793 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 5795, 5796, 4250, 4251, 5794 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 5799 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 5800 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 5802, 5803, 4250, 4251, 5801 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 5806 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 5807 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 5809, 5810, 4250, 4251, 5808 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 5813 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 5814 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 5816, 5817, 4250, 4251, 5815 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 5820 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 5821 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 5823, 5824, 4250, 4251, 5822 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 5827 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 5828 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 5830, 5831, 4250, 4251, 5829 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 5834 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 5835 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 5837, 5838, 4250, 4251, 5836 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 5841 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 5842 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 5844, 5845, 4250, 4251, 5843 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 5848 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 5849 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 5851, 5852, 4250, 4251, 5850 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 5855 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 5856 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 5858, 5859, 4250, 4251, 5857 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 5789 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 5790 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 5862, 5863, 4250, 4251, 5791 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 5869 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 5870 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 5872, 5873, 4250, 4251, 5871 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 5876 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 5877 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 5879, 5880, 4250, 4251, 5878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 5883 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 5884 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 5886, 5887, 4250, 4251, 5885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 5890 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 5891 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 5893, 5894, 4250, 4251, 5892 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 5897 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 5898 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 5900, 5901, 4250, 4251, 5899 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 5904 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 5905 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 5907, 5908, 4250, 4251, 5906 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 5911 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 5912 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 5914, 5915, 4250, 4251, 5913 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 5918 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 5919 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 5921, 5922, 4250, 4251, 5920 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 5925 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 5926 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 5928, 5929, 4250, 4251, 5927 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 5932 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 5933 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 5935, 5936, 4250, 4251, 5934 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 5866 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 5867 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 5939, 5940, 4250, 4251, 5868 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 5946 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 5947 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 5949, 5950, 4250, 4251, 5948 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 5953 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 5954 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 5956, 5957, 4250, 4251, 5955 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 5960 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 5961 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 5963, 5964, 4250, 4251, 5962 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 5967 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 5968 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 5970, 5971, 4250, 4251, 5969 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 5943 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 5944 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 5974, 5975, 4250, 4251, 5945 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 5978 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 5979 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 5981, 5982, 4250, 4251, 5980 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 5985 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 5986 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 5988, 5989, 4250, 4251, 5987 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 5992 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 5993 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 5995, 5996, 4250, 4251, 5994 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 5555 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 5556 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.w_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 5999, 6000, 4250, 4251, 5557 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus": { "hide_name": 0, "bits": [ 5267, 5268, 5270, 5271, 5272, 5273, 5274, 5269, 5303, 5304, 5306, 5307, 5308, 5309, 5310, 5305, 5339, 5340, 5342, 5343, 5344, 5345, 5346, 5341, 5375, 5376, 5378, 5379, 5380, 5381, 5382, 5377, 5411, 5412, 5414, 5415, 5416, 5417, 5418, 5413, 5447, 5448, 5450, 5451, 5452, 5453, 5454, 5449, 5483, 5484, 5486, 5487, 5488, 5489, 5490, 5485, 5519, 5520, 5522, 5523, 5524, 5525, 5526, 5521 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron u_mac8 x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/mac8.v:6.44-6.49" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 6009 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 6010 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_10_C0": { "hide_name": 0, "bits": [ 6012, 6013, 4250, 4251, 6011 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 6016 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 6017 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_11_C0": { "hide_name": 0, "bits": [ 6019, 6020, 4250, 4251, 6018 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 6023 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 6024 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_12_C0": { "hide_name": 0, "bits": [ 6026, 6027, 4250, 4251, 6025 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 6030 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 6031 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_13_C0": { "hide_name": 0, "bits": [ 6033, 6034, 4250, 4251, 6032 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 6037 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 6038 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_14_C0": { "hide_name": 0, "bits": [ 6040, 6041, 4250, 4251, 6039 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 6044 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 6045 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_15_C0": { "hide_name": 0, "bits": [ 6047, 6048, 4250, 4251, 6046 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 6051 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 6052 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_16_C0": { "hide_name": 0, "bits": [ 6054, 6055, 4250, 4251, 6053 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 6058 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 6059 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_17_C0": { "hide_name": 0, "bits": [ 6061, 6062, 4250, 4251, 6060 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 6065 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 6066 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_18_C0": { "hide_name": 0, "bits": [ 6068, 6069, 4250, 4251, 6067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 6072 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 6073 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_19_C0": { "hide_name": 0, "bits": [ 6075, 6076, 4250, 4251, 6074 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 6006 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 6007 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_1_C0": { "hide_name": 0, "bits": [ 6079, 6080, 4250, 4251, 6008 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 6086 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 6087 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_20_C0": { "hide_name": 0, "bits": [ 6089, 6090, 4250, 4251, 6088 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 6093 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 6094 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_21_C0": { "hide_name": 0, "bits": [ 6096, 6097, 4250, 4251, 6095 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_ALUT": { "hide_name": 0, "bits": [ 6100 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_BLUT": { "hide_name": 0, "bits": [ 6101 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_22_C0": { "hide_name": 0, "bits": [ 6103, 6104, 4250, 4251, 6102 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_ALUT": { "hide_name": 0, "bits": [ 6107 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_BLUT": { "hide_name": 0, "bits": [ 6108 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_23_C0": { "hide_name": 0, "bits": [ 6110, 6111, 4250, 4251, 6109 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_ALUT": { "hide_name": 0, "bits": [ 6114 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_BLUT": { "hide_name": 0, "bits": [ 6115 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_24_C0": { "hide_name": 0, "bits": [ 6117, 6118, 4250, 4251, 6116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_ALUT": { "hide_name": 0, "bits": [ 6121 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_BLUT": { "hide_name": 0, "bits": [ 6122 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_25_C0": { "hide_name": 0, "bits": [ 6124, 6125, 4250, 4251, 6123 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_ALUT": { "hide_name": 0, "bits": [ 6128 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_BLUT": { "hide_name": 0, "bits": [ 6129 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_26_C0": { "hide_name": 0, "bits": [ 6131, 6132, 4250, 4251, 6130 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_ALUT": { "hide_name": 0, "bits": [ 6135 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_BLUT": { "hide_name": 0, "bits": [ 6136 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_27_C0": { "hide_name": 0, "bits": [ 6138, 6139, 4250, 4251, 6137 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_ALUT": { "hide_name": 0, "bits": [ 6142 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_BLUT": { "hide_name": 0, "bits": [ 6143 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_28_C0": { "hide_name": 0, "bits": [ 6145, 6146, 4250, 4251, 6144 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_ALUT": { "hide_name": 0, "bits": [ 6149 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_BLUT": { "hide_name": 0, "bits": [ 6150 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_29_C0": { "hide_name": 0, "bits": [ 6152, 6153, 4250, 4251, 6151 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 6083 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 6084 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_2_C0": { "hide_name": 0, "bits": [ 6156, 6157, 4250, 4251, 6085 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_ALUT": { "hide_name": 0, "bits": [ 6163 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_BLUT": { "hide_name": 0, "bits": [ 6164 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_30_C0": { "hide_name": 0, "bits": [ 6166, 6167, 4250, 4251, 6165 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_ALUT": { "hide_name": 0, "bits": [ 6170 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_BLUT": { "hide_name": 0, "bits": [ 6171 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_31_C0": { "hide_name": 0, "bits": [ 6173, 6174, 4250, 4251, 6172 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_ALUT": { "hide_name": 0, "bits": [ 6177 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_BLUT": { "hide_name": 0, "bits": [ 6178 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_32_C0": { "hide_name": 0, "bits": [ 6180, 6181, 4250, 4251, 6179 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_ALUT": { "hide_name": 0, "bits": [ 6184 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_BLUT": { "hide_name": 0, "bits": [ 6185 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_33_C0": { "hide_name": 0, "bits": [ 6187, 6188, 4250, 4251, 6186 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_ALUT": { "hide_name": 0, "bits": [ 6191 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_BLUT": { "hide_name": 0, "bits": [ 6192 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_34_C0": { "hide_name": 0, "bits": [ 6194, 6195, 4250, 4251, 6193 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_ALUT": { "hide_name": 0, "bits": [ 6198 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_BLUT": { "hide_name": 0, "bits": [ 6199 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_35_C0": { "hide_name": 0, "bits": [ 6201, 6202, 4250, 4251, 6200 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_ALUT": { "hide_name": 0, "bits": [ 6205 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_BLUT": { "hide_name": 0, "bits": [ 6206 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_36_C0": { "hide_name": 0, "bits": [ 6208, 6209, 4250, 4251, 6207 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_ALUT": { "hide_name": 0, "bits": [ 6212 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_BLUT": { "hide_name": 0, "bits": [ 6213 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_37_C0": { "hide_name": 0, "bits": [ 6215, 6216, 4250, 4251, 6214 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_ALUT": { "hide_name": 0, "bits": [ 6219 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_BLUT": { "hide_name": 0, "bits": [ 6220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_38_C0": { "hide_name": 0, "bits": [ 6222, 6223, 4250, 4251, 6221 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_ALUT": { "hide_name": 0, "bits": [ 6226 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_BLUT": { "hide_name": 0, "bits": [ 6227 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_39_C0": { "hide_name": 0, "bits": [ 6229, 6230, 4250, 4251, 6228 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 6160 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 6161 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_3_C0": { "hide_name": 0, "bits": [ 6233, 6234, 4250, 4251, 6162 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_ALUT": { "hide_name": 0, "bits": [ 6240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_BLUT": { "hide_name": 0, "bits": [ 6241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_40_C0": { "hide_name": 0, "bits": [ 6243, 6244, 4250, 4251, 6242 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_ALUT": { "hide_name": 0, "bits": [ 6247 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_BLUT": { "hide_name": 0, "bits": [ 6248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_41_C0": { "hide_name": 0, "bits": [ 6250, 6251, 4250, 4251, 6249 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_ALUT": { "hide_name": 0, "bits": [ 6254 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_BLUT": { "hide_name": 0, "bits": [ 6255 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_42_C0": { "hide_name": 0, "bits": [ 6257, 6258, 4250, 4251, 6256 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_ALUT": { "hide_name": 0, "bits": [ 6261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_BLUT": { "hide_name": 0, "bits": [ 6262 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_43_C0": { "hide_name": 0, "bits": [ 6264, 6265, 4250, 4251, 6263 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_ALUT": { "hide_name": 0, "bits": [ 6268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_BLUT": { "hide_name": 0, "bits": [ 6269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_44_C0": { "hide_name": 0, "bits": [ 6271, 6272, 4250, 4251, 6270 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_ALUT": { "hide_name": 0, "bits": [ 6275 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_BLUT": { "hide_name": 0, "bits": [ 6276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_45_C0": { "hide_name": 0, "bits": [ 6278, 6279, 4250, 4251, 6277 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_ALUT": { "hide_name": 0, "bits": [ 6282 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_BLUT": { "hide_name": 0, "bits": [ 6283 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_46_C0": { "hide_name": 0, "bits": [ 6285, 6286, 4250, 4251, 6284 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_ALUT": { "hide_name": 0, "bits": [ 6289 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_BLUT": { "hide_name": 0, "bits": [ 6290 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_47_C0": { "hide_name": 0, "bits": [ 6292, 6293, 4250, 4251, 6291 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_ALUT": { "hide_name": 0, "bits": [ 6296 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_BLUT": { "hide_name": 0, "bits": [ 6297 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_48_C0": { "hide_name": 0, "bits": [ 6299, 6300, 4250, 4251, 6298 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_ALUT": { "hide_name": 0, "bits": [ 6303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_BLUT": { "hide_name": 0, "bits": [ 6304 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_49_C0": { "hide_name": 0, "bits": [ 6306, 6307, 4250, 4251, 6305 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 6237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 6238 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_4_C0": { "hide_name": 0, "bits": [ 6310, 6311, 4250, 4251, 6239 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_ALUT": { "hide_name": 0, "bits": [ 6317 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_BLUT": { "hide_name": 0, "bits": [ 6318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_50_C0": { "hide_name": 0, "bits": [ 6320, 6321, 4250, 4251, 6319 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_ALUT": { "hide_name": 0, "bits": [ 6324 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_BLUT": { "hide_name": 0, "bits": [ 6325 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_51_C0": { "hide_name": 0, "bits": [ 6327, 6328, 4250, 4251, 6326 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_ALUT": { "hide_name": 0, "bits": [ 6331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_BLUT": { "hide_name": 0, "bits": [ 6332 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_52_C0": { "hide_name": 0, "bits": [ 6334, 6335, 4250, 4251, 6333 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_ALUT": { "hide_name": 0, "bits": [ 6338 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_BLUT": { "hide_name": 0, "bits": [ 6339 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_53_C0": { "hide_name": 0, "bits": [ 6341, 6342, 4250, 4251, 6340 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_ALUT": { "hide_name": 0, "bits": [ 6345 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_BLUT": { "hide_name": 0, "bits": [ 6346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_54_C0": { "hide_name": 0, "bits": [ 6348, 6349, 4250, 4251, 6347 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_ALUT": { "hide_name": 0, "bits": [ 6352 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_BLUT": { "hide_name": 0, "bits": [ 6353 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_55_C0": { "hide_name": 0, "bits": [ 6355, 6356, 4250, 4251, 6354 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_ALUT": { "hide_name": 0, "bits": [ 6359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_BLUT": { "hide_name": 0, "bits": [ 6360 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_56_C0": { "hide_name": 0, "bits": [ 6362, 6363, 4250, 4251, 6361 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_ALUT": { "hide_name": 0, "bits": [ 6366 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_BLUT": { "hide_name": 0, "bits": [ 6367 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_57_C0": { "hide_name": 0, "bits": [ 6369, 6370, 4250, 4251, 6368 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_ALUT": { "hide_name": 0, "bits": [ 6373 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_BLUT": { "hide_name": 0, "bits": [ 6374 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_58_C0": { "hide_name": 0, "bits": [ 6376, 6377, 4250, 4251, 6375 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_ALUT": { "hide_name": 0, "bits": [ 6380 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_BLUT": { "hide_name": 0, "bits": [ 6381 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_59_C0": { "hide_name": 0, "bits": [ 6383, 6384, 4250, 4251, 6382 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 6314 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 6315 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_5_C0": { "hide_name": 0, "bits": [ 6387, 6388, 4250, 4251, 6316 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_ALUT": { "hide_name": 0, "bits": [ 6394 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_BLUT": { "hide_name": 0, "bits": [ 6395 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_60_C0": { "hide_name": 0, "bits": [ 6397, 6398, 4250, 4251, 6396 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_ALUT": { "hide_name": 0, "bits": [ 6401 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_BLUT": { "hide_name": 0, "bits": [ 6402 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_61_C0": { "hide_name": 0, "bits": [ 6404, 6405, 4250, 4251, 6403 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_ALUT": { "hide_name": 0, "bits": [ 6408 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_BLUT": { "hide_name": 0, "bits": [ 6409 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_62_C0": { "hide_name": 0, "bits": [ 6411, 6412, 4250, 4251, 6410 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_ALUT": { "hide_name": 0, "bits": [ 6415 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_BLUT": { "hide_name": 0, "bits": [ 6416 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_63_C0": { "hide_name": 0, "bits": [ 6418, 6419, 4250, 4251, 6417 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 6391 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 6392 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_6_C0": { "hide_name": 0, "bits": [ 6422, 6423, 4250, 4251, 6393 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 6426 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 6427 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_7_C0": { "hide_name": 0, "bits": [ 6429, 6430, 4250, 4251, 6428 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 6433 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 6434 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_8_C0": { "hide_name": 0, "bits": [ 6436, 6437, 4250, 4251, 6435 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 6440 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 6441 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_9_C0": { "hide_name": 0, "bits": [ 6443, 6444, 4250, 4251, 6442 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6003 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6004 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_neuron_memory.u_neuron.u_mac8.x_bus_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 6447, 6448, 4250, 4251, 6005 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.u_neuron.w_bus": { "hide_name": 0, "bits": [ 5865, 5721, 5910, 5567, 5991, 5924, 5672, 5595, 5784, 5861, 5984, 5763, 5826, 5788, 5658, 5742, 5875, 6002, 5602, 5644, 5770, 5812, 5896, 5711, 5942, 5581, 5609, 5630, 5665, 5693, 5707, 5735, 5749, 5798, 5833, 5847, 5882, 5903, 5917, 5959, 5973, 5634, 5977, 5998, 5574, 5588, 5616, 5623, 5651, 5679, 5686, 5700, 5728, 5756, 5777, 5805, 5819, 5840, 5854, 5889, 5931, 5938, 5952, 5966, 5864, 5720, 5909, 5566, 5990, 5923, 5671, 5594, 5783, 5860, 5983, 5762, 5825, 5787, 5657, 5741, 5874, 6001, 5601, 5643, 5769, 5811, 5895, 5710, 5941, 5580, 5608, 5629, 5664, 5692, 5706, 5734, 5748, 5797, 5832, 5846, 5881, 5902, 5916, 5958, 5972, 5633, 5976, 5997, 5573, 5587, 5615, 5622, 5650, 5678, 5685, 5699, 5727, 5755, 5776, 5804, 5818, 5839, 5853, 5888, 5930, 5937, 5951, 5965, 5863, 5719, 5908, 5565, 5989, 5922, 5670, 5593, 5782, 5859, 5982, 5761, 5824, 5786, 5656, 5740, 5873, 6000, 5600, 5642, 5768, 5810, 5894, 5709, 5940, 5579, 5607, 5628, 5663, 5691, 5705, 5733, 5747, 5796, 5831, 5845, 5880, 5901, 5915, 5957, 5971, 5632, 5975, 5996, 5572, 5586, 5614, 5621, 5649, 5677, 5684, 5698, 5726, 5754, 5775, 5803, 5817, 5838, 5852, 5887, 5929, 5936, 5950, 5964, 5862, 5718, 5907, 5564, 5988, 5921, 5669, 5592, 5781, 5858, 5981, 5760, 5823, 5785, 5655, 5739, 5872, 5999, 5599, 5641, 5767, 5809, 5893, 5708, 5939, 5578, 5606, 5627, 5662, 5690, 5704, 5732, 5746, 5795, 5830, 5844, 5879, 5900, 5914, 5956, 5970, 5631, 5974, 5995, 5571, 5585, 5613, 5620, 5648, 5676, 5683, 5697, 5725, 5753, 5774, 5802, 5816, 5837, 5851, 5886, 5928, 5935, 5949, 5963 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:12.44-12.49" } }, "u_neuron_memory.u_neuron.w_group": { "hide_name": 0, "bits": [ 5275, 5276, 5278, 5279, 5280, 5281, 5282, 5277, 5311, 5312, 5314, 5315, 5316, 5317, 5318, 5313, 5347, 5348, 5350, 5351, 5352, 5353, 5354, 5349, 5383, 5384, 5386, 5387, 5388, 5389, 5390, 5385, 5419, 5420, 5422, 5423, 5424, 5425, 5426, 5421, 5455, 5456, 5458, 5459, 5460, 5461, 5462, 5457, 5491, 5492, 5494, 5495, 5496, 5497, 5498, 5493, 5527, 5528, 5530, 5531, 5532, 5533, 5534, 5529 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron w_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:93.43-93.50" } }, "u_neuron_memory.u_neuron.x_bus": { "hide_name": 0, "bits": [ 6439, 6092, 6302, 6159, 6082, 6253, 6183, 6029, 6106, 6288, 6120, 6141, 6386, 6022, 6078, 6197, 6330, 6313, 6390, 6099, 6211, 6267, 6351, 6421, 6425, 6446, 6050, 6064, 6071, 6127, 6155, 6176, 6218, 6232, 6274, 6281, 6323, 6337, 6365, 6379, 6400, 6450, 6236, 6432, 6015, 6036, 6043, 6057, 6113, 6134, 6148, 6169, 6190, 6204, 6225, 6246, 6260, 6295, 6309, 6344, 6358, 6372, 6407, 6414, 6438, 6091, 6301, 6158, 6081, 6252, 6182, 6028, 6105, 6287, 6119, 6140, 6385, 6021, 6077, 6196, 6329, 6312, 6389, 6098, 6210, 6266, 6350, 6420, 6424, 6445, 6049, 6063, 6070, 6126, 6154, 6175, 6217, 6231, 6273, 6280, 6322, 6336, 6364, 6378, 6399, 6449, 6235, 6431, 6014, 6035, 6042, 6056, 6112, 6133, 6147, 6168, 6189, 6203, 6224, 6245, 6259, 6294, 6308, 6343, 6357, 6371, 6406, 6413, 6437, 6090, 6300, 6157, 6080, 6251, 6181, 6027, 6104, 6286, 6118, 6139, 6384, 6020, 6076, 6195, 6328, 6311, 6388, 6097, 6209, 6265, 6349, 6419, 6423, 6444, 6048, 6062, 6069, 6125, 6153, 6174, 6216, 6230, 6272, 6279, 6321, 6335, 6363, 6377, 6398, 6448, 6234, 6430, 6013, 6034, 6041, 6055, 6111, 6132, 6146, 6167, 6188, 6202, 6223, 6244, 6258, 6293, 6307, 6342, 6356, 6370, 6405, 6412, 6436, 6089, 6299, 6156, 6079, 6250, 6180, 6026, 6103, 6285, 6117, 6138, 6383, 6019, 6075, 6194, 6327, 6310, 6387, 6096, 6208, 6264, 6348, 6418, 6422, 6443, 6047, 6061, 6068, 6124, 6152, 6173, 6215, 6229, 6271, 6278, 6320, 6334, 6362, 6376, 6397, 6447, 6233, 6429, 6012, 6033, 6040, 6054, 6110, 6131, 6145, 6166, 6187, 6201, 6222, 6243, 6257, 6292, 6306, 6341, 6355, 6369, 6404, 6411 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:11.44-11.49" } }, "u_neuron_memory.u_neuron.x_group": { "hide_name": 0, "bits": [ 5267, 5268, 5270, 5271, 5272, 5273, 5274, 5269, 5303, 5304, 5306, 5307, 5308, 5309, 5310, 5305, 5339, 5340, 5342, 5343, 5344, 5345, 5346, 5341, 5375, 5376, 5378, 5379, 5380, 5381, 5382, 5377, 5411, 5412, 5414, 5415, 5416, 5417, 5418, 5413, 5447, 5448, 5450, 5451, 5452, 5453, 5454, 5449, 5483, 5484, 5486, 5487, 5488, 5489, 5490, 5485, 5519, 5520, 5522, 5523, 5524, 5525, 5526, 5521 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron x_group", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:92.43-92.50" } }, "u_neuron_memory.u_neuron.y": { "hide_name": 0, "bits": [ 6452, 6453, 6454, 6455, 6456, 6457, 6458, 6459 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory u_neuron y", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_parallel.v:35.40-35.41" } }, "u_neuron_memory.u_neuron.y_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6451 ], "attributes": { } }, "u_neuron_memory.w_bus": { "hide_name": 0, "bits": [ 5865, 5721, 5910, 5567, 5991, 5924, 5672, 5595, 5784, 5861, 5984, 5763, 5826, 5788, 5658, 5742, 5875, 6002, 5602, 5644, 5770, 5812, 5896, 5711, 5942, 5581, 5609, 5630, 5665, 5693, 5707, 5735, 5749, 5798, 5833, 5847, 5882, 5903, 5917, 5959, 5973, 5634, 5977, 5998, 5574, 5588, 5616, 5623, 5651, 5679, 5686, 5700, 5728, 5756, 5777, 5805, 5819, 5840, 5854, 5889, 5931, 5938, 5952, 5966, 5864, 5720, 5909, 5566, 5990, 5923, 5671, 5594, 5783, 5860, 5983, 5762, 5825, 5787, 5657, 5741, 5874, 6001, 5601, 5643, 5769, 5811, 5895, 5710, 5941, 5580, 5608, 5629, 5664, 5692, 5706, 5734, 5748, 5797, 5832, 5846, 5881, 5902, 5916, 5958, 5972, 5633, 5976, 5997, 5573, 5587, 5615, 5622, 5650, 5678, 5685, 5699, 5727, 5755, 5776, 5804, 5818, 5839, 5853, 5888, 5930, 5937, 5951, 5965, 5863, 5719, 5908, 5565, 5989, 5922, 5670, 5593, 5782, 5859, 5982, 5761, 5824, 5786, 5656, 5740, 5873, 6000, 5600, 5642, 5768, 5810, 5894, 5709, 5940, 5579, 5607, 5628, 5663, 5691, 5705, 5733, 5747, 5796, 5831, 5845, 5880, 5901, 5915, 5957, 5971, 5632, 5975, 5996, 5572, 5586, 5614, 5621, 5649, 5677, 5684, 5698, 5726, 5754, 5775, 5803, 5817, 5838, 5852, 5887, 5929, 5936, 5950, 5964, 5862, 5718, 5907, 5564, 5988, 5921, 5669, 5592, 5781, 5858, 5981, 5760, 5823, 5785, 5655, 5739, 5872, 5999, 5599, 5641, 5767, 5809, 5893, 5708, 5939, 5578, 5606, 5627, 5662, 5690, 5704, 5732, 5746, 5795, 5830, 5844, 5879, 5900, 5914, 5956, 5970, 5631, 5974, 5995, 5571, 5585, 5613, 5620, 5648, 5676, 5683, 5697, 5725, 5753, 5774, 5802, 5816, 5837, 5851, 5886, 5928, 5935, 5949, 5963 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory w_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:122.43-122.48" } }, "u_neuron_memory.w_group_base": { "hide_name": 0, "bits": [ 6461, 6463, 6485, 6493, 6495, 6497, 6499, 6501, 6503, 6505, 6465, 6467, 6469, 6471, 6473, 6475, 6477, 6479, 6481, 6483, 6487, 6489, 6491 ], "attributes": { "hdlname": "u_neuron_memory w_group_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:103.26-103.38" } }, "u_neuron_memory.w_mem[0]": { "hide_name": 0, "bits": [ 5865, 5721, 5910, 5567, 5991, 5924, 5672, 5595 ], "attributes": { } }, "u_neuron_memory.w_mem[0]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6506 ], "attributes": { } }, "u_neuron_memory.w_mem[10]": { "hide_name": 0, "bits": [ 5874, 6001, 5601, 5643, 5769, 5811, 5895, 5710 ], "attributes": { } }, "u_neuron_memory.w_mem[10]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6508 ], "attributes": { } }, "u_neuron_memory.w_mem[11]": { "hide_name": 0, "bits": [ 5941, 5580, 5608, 5629, 5664, 5692, 5706, 5734 ], "attributes": { } }, "u_neuron_memory.w_mem[11]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6510 ], "attributes": { } }, "u_neuron_memory.w_mem[12]": { "hide_name": 0, "bits": [ 5748, 5797, 5832, 5846, 5881, 5902, 5916, 5958 ], "attributes": { } }, "u_neuron_memory.w_mem[12]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6511 ], "attributes": { } }, "u_neuron_memory.w_mem[13]": { "hide_name": 0, "bits": [ 5972, 5633, 5976, 5997, 5573, 5587, 5615, 5622 ], "attributes": { } }, "u_neuron_memory.w_mem[13]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6513 ], "attributes": { } }, "u_neuron_memory.w_mem[14]": { "hide_name": 0, "bits": [ 5650, 5678, 5685, 5699, 5727, 5755, 5776, 5804 ], "attributes": { } }, "u_neuron_memory.w_mem[14]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6514 ], "attributes": { } }, "u_neuron_memory.w_mem[15]": { "hide_name": 0, "bits": [ 5818, 5839, 5853, 5888, 5930, 5937, 5951, 5965 ], "attributes": { } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6515 ], "attributes": { } }, "u_neuron_memory.w_mem[15]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6512, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[16]": { "hide_name": 0, "bits": [ 5863, 5719, 5908, 5565, 5989, 5922, 5670, 5593 ], "attributes": { } }, "u_neuron_memory.w_mem[16]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6516 ], "attributes": { } }, "u_neuron_memory.w_mem[17]": { "hide_name": 0, "bits": [ 5782, 5859, 5982, 5761, 5824, 5786, 5656, 5740 ], "attributes": { } }, "u_neuron_memory.w_mem[17]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6518 ], "attributes": { } }, "u_neuron_memory.w_mem[18]": { "hide_name": 0, "bits": [ 5873, 6000, 5600, 5642, 5768, 5810, 5894, 5709 ], "attributes": { } }, "u_neuron_memory.w_mem[18]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6519 ], "attributes": { } }, "u_neuron_memory.w_mem[19]": { "hide_name": 0, "bits": [ 5940, 5579, 5607, 5628, 5663, 5691, 5705, 5733 ], "attributes": { } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6520 ], "attributes": { } }, "u_neuron_memory.w_mem[19]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6517, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[1]": { "hide_name": 0, "bits": [ 5784, 5861, 5984, 5763, 5826, 5788, 5658, 5742 ], "attributes": { } }, "u_neuron_memory.w_mem[1]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6521 ], "attributes": { } }, "u_neuron_memory.w_mem[20]": { "hide_name": 0, "bits": [ 5747, 5796, 5831, 5845, 5880, 5901, 5915, 5957 ], "attributes": { } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6522 ], "attributes": { } }, "u_neuron_memory.w_mem[20]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6523, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[21]": { "hide_name": 0, "bits": [ 5971, 5632, 5975, 5996, 5572, 5586, 5614, 5621 ], "attributes": { } }, "u_neuron_memory.w_mem[21]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6524 ], "attributes": { } }, "u_neuron_memory.w_mem[22]": { "hide_name": 0, "bits": [ 5649, 5677, 5684, 5698, 5726, 5754, 5775, 5803 ], "attributes": { } }, "u_neuron_memory.w_mem[22]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6525 ], "attributes": { } }, "u_neuron_memory.w_mem[23]": { "hide_name": 0, "bits": [ 5817, 5838, 5852, 5887, 5929, 5936, 5950, 5964 ], "attributes": { } }, "u_neuron_memory.w_mem[23]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6526 ], "attributes": { } }, "u_neuron_memory.w_mem[24]": { "hide_name": 0, "bits": [ 5862, 5718, 5907, 5564, 5988, 5921, 5669, 5592 ], "attributes": { } }, "u_neuron_memory.w_mem[24]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6527 ], "attributes": { } }, "u_neuron_memory.w_mem[25]": { "hide_name": 0, "bits": [ 5781, 5858, 5981, 5760, 5823, 5785, 5655, 5739 ], "attributes": { } }, "u_neuron_memory.w_mem[25]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6529 ], "attributes": { } }, "u_neuron_memory.w_mem[26]": { "hide_name": 0, "bits": [ 5872, 5999, 5599, 5641, 5767, 5809, 5893, 5708 ], "attributes": { } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6530 ], "attributes": { } }, "u_neuron_memory.w_mem[26]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6528, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[27]": { "hide_name": 0, "bits": [ 5939, 5578, 5606, 5627, 5662, 5690, 5704, 5732 ], "attributes": { } }, "u_neuron_memory.w_mem[27]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6531 ], "attributes": { } }, "u_neuron_memory.w_mem[28]": { "hide_name": 0, "bits": [ 5746, 5795, 5830, 5844, 5879, 5900, 5914, 5956 ], "attributes": { } }, "u_neuron_memory.w_mem[28]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6532 ], "attributes": { } }, "u_neuron_memory.w_mem[29]": { "hide_name": 0, "bits": [ 5970, 5631, 5974, 5995, 5571, 5585, 5613, 5620 ], "attributes": { } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6534 ], "attributes": { } }, "u_neuron_memory.w_mem[29]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6533, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[2]": { "hide_name": 0, "bits": [ 5875, 6002, 5602, 5644, 5770, 5812, 5896, 5711 ], "attributes": { } }, "u_neuron_memory.w_mem[2]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6535 ], "attributes": { } }, "u_neuron_memory.w_mem[30]": { "hide_name": 0, "bits": [ 5648, 5676, 5683, 5697, 5725, 5753, 5774, 5802 ], "attributes": { } }, "u_neuron_memory.w_mem[30]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6536 ], "attributes": { } }, "u_neuron_memory.w_mem[31]": { "hide_name": 0, "bits": [ 5816, 5837, 5851, 5886, 5928, 5935, 5949, 5963 ], "attributes": { } }, "u_neuron_memory.w_mem[31]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6537 ], "attributes": { } }, "u_neuron_memory.w_mem[3]": { "hide_name": 0, "bits": [ 5942, 5581, 5609, 5630, 5665, 5693, 5707, 5735 ], "attributes": { } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6538 ], "attributes": { } }, "u_neuron_memory.w_mem[3]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6507, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[4]": { "hide_name": 0, "bits": [ 5749, 5798, 5833, 5847, 5882, 5903, 5917, 5959 ], "attributes": { } }, "u_neuron_memory.w_mem[4]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6539 ], "attributes": { } }, "u_neuron_memory.w_mem[5]": { "hide_name": 0, "bits": [ 5973, 5634, 5977, 5998, 5574, 5588, 5616, 5623 ], "attributes": { } }, "u_neuron_memory.w_mem[5]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6541 ], "attributes": { } }, "u_neuron_memory.w_mem[6]": { "hide_name": 0, "bits": [ 5651, 5679, 5686, 5700, 5728, 5756, 5777, 5805 ], "attributes": { } }, "u_neuron_memory.w_mem[6]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6542 ], "attributes": { } }, "u_neuron_memory.w_mem[7]": { "hide_name": 0, "bits": [ 5819, 5840, 5854, 5889, 5931, 5938, 5952, 5966 ], "attributes": { } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6543 ], "attributes": { } }, "u_neuron_memory.w_mem[7]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6540, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[8]": { "hide_name": 0, "bits": [ 5864, 5720, 5909, 5566, 5990, 5923, 5671, 5594 ], "attributes": { } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6544 ], "attributes": { } }, "u_neuron_memory.w_mem[8]_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 5125, 5123, 6509, 4950 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_neuron_memory.w_mem[9]": { "hide_name": 0, "bits": [ 5783, 5860, 5983, 5762, 5825, 5787, 5657, 5741 ], "attributes": { } }, "u_neuron_memory.w_mem[9]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6545 ], "attributes": { } }, "u_neuron_memory.x_bus": { "hide_name": 0, "bits": [ 6439, 6092, 6302, 6159, 6082, 6253, 6183, 6029, 6106, 6288, 6120, 6141, 6386, 6022, 6078, 6197, 6330, 6313, 6390, 6099, 6211, 6267, 6351, 6421, 6425, 6446, 6050, 6064, 6071, 6127, 6155, 6176, 6218, 6232, 6274, 6281, 6323, 6337, 6365, 6379, 6400, 6450, 6236, 6432, 6015, 6036, 6043, 6057, 6113, 6134, 6148, 6169, 6190, 6204, 6225, 6246, 6260, 6295, 6309, 6344, 6358, 6372, 6407, 6414, 6438, 6091, 6301, 6158, 6081, 6252, 6182, 6028, 6105, 6287, 6119, 6140, 6385, 6021, 6077, 6196, 6329, 6312, 6389, 6098, 6210, 6266, 6350, 6420, 6424, 6445, 6049, 6063, 6070, 6126, 6154, 6175, 6217, 6231, 6273, 6280, 6322, 6336, 6364, 6378, 6399, 6449, 6235, 6431, 6014, 6035, 6042, 6056, 6112, 6133, 6147, 6168, 6189, 6203, 6224, 6245, 6259, 6294, 6308, 6343, 6357, 6371, 6406, 6413, 6437, 6090, 6300, 6157, 6080, 6251, 6181, 6027, 6104, 6286, 6118, 6139, 6384, 6020, 6076, 6195, 6328, 6311, 6388, 6097, 6209, 6265, 6349, 6419, 6423, 6444, 6048, 6062, 6069, 6125, 6153, 6174, 6216, 6230, 6272, 6279, 6321, 6335, 6363, 6377, 6398, 6448, 6234, 6430, 6013, 6034, 6041, 6055, 6111, 6132, 6146, 6167, 6188, 6202, 6223, 6244, 6258, 6293, 6307, 6342, 6356, 6370, 6405, 6412, 6436, 6089, 6299, 6156, 6079, 6250, 6180, 6026, 6103, 6285, 6117, 6138, 6383, 6019, 6075, 6194, 6327, 6310, 6387, 6096, 6208, 6264, 6348, 6418, 6422, 6443, 6047, 6061, 6068, 6124, 6152, 6173, 6215, 6229, 6271, 6278, 6320, 6334, 6362, 6376, 6397, 6447, 6233, 6429, 6012, 6033, 6040, 6054, 6110, 6131, 6145, 6166, 6187, 6201, 6222, 6243, 6257, 6292, 6306, 6341, 6355, 6369, 6404, 6411 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory x_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:121.43-121.48" } }, "u_neuron_memory.x_mem[0]": { "hide_name": 0, "bits": [ 6439, 6092, 6302, 6159, 6082, 6253, 6183, 6029 ], "attributes": { } }, "u_neuron_memory.x_mem[0]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6546 ], "attributes": { } }, "u_neuron_memory.x_mem[10]": { "hide_name": 0, "bits": [ 6329, 6312, 6389, 6098, 6210, 6266, 6350, 6420 ], "attributes": { } }, "u_neuron_memory.x_mem[10]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6547 ], "attributes": { } }, "u_neuron_memory.x_mem[11]": { "hide_name": 0, "bits": [ 6424, 6445, 6049, 6063, 6070, 6126, 6154, 6175 ], "attributes": { } }, "u_neuron_memory.x_mem[11]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6548 ], "attributes": { } }, "u_neuron_memory.x_mem[12]": { "hide_name": 0, "bits": [ 6217, 6231, 6273, 6280, 6322, 6336, 6364, 6378 ], "attributes": { } }, "u_neuron_memory.x_mem[12]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6549 ], "attributes": { } }, "u_neuron_memory.x_mem[13]": { "hide_name": 0, "bits": [ 6399, 6449, 6235, 6431, 6014, 6035, 6042, 6056 ], "attributes": { } }, "u_neuron_memory.x_mem[13]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6550 ], "attributes": { } }, "u_neuron_memory.x_mem[14]": { "hide_name": 0, "bits": [ 6112, 6133, 6147, 6168, 6189, 6203, 6224, 6245 ], "attributes": { } }, "u_neuron_memory.x_mem[14]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6551 ], "attributes": { } }, "u_neuron_memory.x_mem[15]": { "hide_name": 0, "bits": [ 6259, 6294, 6308, 6343, 6357, 6371, 6406, 6413 ], "attributes": { } }, "u_neuron_memory.x_mem[15]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6552 ], "attributes": { } }, "u_neuron_memory.x_mem[16]": { "hide_name": 0, "bits": [ 6437, 6090, 6300, 6157, 6080, 6251, 6181, 6027 ], "attributes": { } }, "u_neuron_memory.x_mem[16]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6553 ], "attributes": { } }, "u_neuron_memory.x_mem[17]": { "hide_name": 0, "bits": [ 6104, 6286, 6118, 6139, 6384, 6020, 6076, 6195 ], "attributes": { } }, "u_neuron_memory.x_mem[17]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6554 ], "attributes": { } }, "u_neuron_memory.x_mem[18]": { "hide_name": 0, "bits": [ 6328, 6311, 6388, 6097, 6209, 6265, 6349, 6419 ], "attributes": { } }, "u_neuron_memory.x_mem[18]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6555 ], "attributes": { } }, "u_neuron_memory.x_mem[19]": { "hide_name": 0, "bits": [ 6423, 6444, 6048, 6062, 6069, 6125, 6153, 6174 ], "attributes": { } }, "u_neuron_memory.x_mem[19]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6556 ], "attributes": { } }, "u_neuron_memory.x_mem[1]": { "hide_name": 0, "bits": [ 6106, 6288, 6120, 6141, 6386, 6022, 6078, 6197 ], "attributes": { } }, "u_neuron_memory.x_mem[1]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6557 ], "attributes": { } }, "u_neuron_memory.x_mem[20]": { "hide_name": 0, "bits": [ 6216, 6230, 6272, 6279, 6321, 6335, 6363, 6377 ], "attributes": { } }, "u_neuron_memory.x_mem[20]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6558 ], "attributes": { } }, "u_neuron_memory.x_mem[21]": { "hide_name": 0, "bits": [ 6398, 6448, 6234, 6430, 6013, 6034, 6041, 6055 ], "attributes": { } }, "u_neuron_memory.x_mem[21]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6559 ], "attributes": { } }, "u_neuron_memory.x_mem[22]": { "hide_name": 0, "bits": [ 6111, 6132, 6146, 6167, 6188, 6202, 6223, 6244 ], "attributes": { } }, "u_neuron_memory.x_mem[22]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6560 ], "attributes": { } }, "u_neuron_memory.x_mem[23]": { "hide_name": 0, "bits": [ 6258, 6293, 6307, 6342, 6356, 6370, 6405, 6412 ], "attributes": { } }, "u_neuron_memory.x_mem[23]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6561 ], "attributes": { } }, "u_neuron_memory.x_mem[24]": { "hide_name": 0, "bits": [ 6436, 6089, 6299, 6156, 6079, 6250, 6180, 6026 ], "attributes": { } }, "u_neuron_memory.x_mem[24]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6562 ], "attributes": { } }, "u_neuron_memory.x_mem[25]": { "hide_name": 0, "bits": [ 6103, 6285, 6117, 6138, 6383, 6019, 6075, 6194 ], "attributes": { } }, "u_neuron_memory.x_mem[25]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6563 ], "attributes": { } }, "u_neuron_memory.x_mem[26]": { "hide_name": 0, "bits": [ 6327, 6310, 6387, 6096, 6208, 6264, 6348, 6418 ], "attributes": { } }, "u_neuron_memory.x_mem[26]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6564 ], "attributes": { } }, "u_neuron_memory.x_mem[27]": { "hide_name": 0, "bits": [ 6422, 6443, 6047, 6061, 6068, 6124, 6152, 6173 ], "attributes": { } }, "u_neuron_memory.x_mem[27]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6565 ], "attributes": { } }, "u_neuron_memory.x_mem[28]": { "hide_name": 0, "bits": [ 6215, 6229, 6271, 6278, 6320, 6334, 6362, 6376 ], "attributes": { } }, "u_neuron_memory.x_mem[28]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6566 ], "attributes": { } }, "u_neuron_memory.x_mem[29]": { "hide_name": 0, "bits": [ 6397, 6447, 6233, 6429, 6012, 6033, 6040, 6054 ], "attributes": { } }, "u_neuron_memory.x_mem[29]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6567 ], "attributes": { } }, "u_neuron_memory.x_mem[2]": { "hide_name": 0, "bits": [ 6330, 6313, 6390, 6099, 6211, 6267, 6351, 6421 ], "attributes": { } }, "u_neuron_memory.x_mem[2]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6568 ], "attributes": { } }, "u_neuron_memory.x_mem[30]": { "hide_name": 0, "bits": [ 6110, 6131, 6145, 6166, 6187, 6201, 6222, 6243 ], "attributes": { } }, "u_neuron_memory.x_mem[30]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6569 ], "attributes": { } }, "u_neuron_memory.x_mem[31]": { "hide_name": 0, "bits": [ 6257, 6292, 6306, 6341, 6355, 6369, 6404, 6411 ], "attributes": { } }, "u_neuron_memory.x_mem[31]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6570 ], "attributes": { } }, "u_neuron_memory.x_mem[3]": { "hide_name": 0, "bits": [ 6425, 6446, 6050, 6064, 6071, 6127, 6155, 6176 ], "attributes": { } }, "u_neuron_memory.x_mem[3]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6571 ], "attributes": { } }, "u_neuron_memory.x_mem[4]": { "hide_name": 0, "bits": [ 6218, 6232, 6274, 6281, 6323, 6337, 6365, 6379 ], "attributes": { } }, "u_neuron_memory.x_mem[4]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6572 ], "attributes": { } }, "u_neuron_memory.x_mem[5]": { "hide_name": 0, "bits": [ 6400, 6450, 6236, 6432, 6015, 6036, 6043, 6057 ], "attributes": { } }, "u_neuron_memory.x_mem[5]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6573 ], "attributes": { } }, "u_neuron_memory.x_mem[6]": { "hide_name": 0, "bits": [ 6113, 6134, 6148, 6169, 6190, 6204, 6225, 6246 ], "attributes": { } }, "u_neuron_memory.x_mem[6]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6574 ], "attributes": { } }, "u_neuron_memory.x_mem[7]": { "hide_name": 0, "bits": [ 6260, 6295, 6309, 6344, 6358, 6372, 6407, 6414 ], "attributes": { } }, "u_neuron_memory.x_mem[7]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6575 ], "attributes": { } }, "u_neuron_memory.x_mem[8]": { "hide_name": 0, "bits": [ 6438, 6091, 6301, 6158, 6081, 6252, 6182, 6028 ], "attributes": { } }, "u_neuron_memory.x_mem[8]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6576 ], "attributes": { } }, "u_neuron_memory.x_mem[9]": { "hide_name": 0, "bits": [ 6105, 6287, 6119, 6140, 6385, 6021, 6077, 6196 ], "attributes": { } }, "u_neuron_memory.x_mem[9]_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6577 ], "attributes": { } }, "u_neuron_memory.y_bus": { "hide_name": 0, "bits": [ 4799, 4813, 4811, 4809, 4807, 4805, 4803, 4801 ], "signed": 1, "attributes": { "hdlname": "u_neuron_memory y_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:66.51-66.56" } }, "u_neuron_memory.y_reg[0]": { "hide_name": 0, "bits": [ 4799, 4813, 4811, 4809, 4807, 4805, 4803, 4801 ], "attributes": { } }, "u_psram_ctrl.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_psram_ctrl clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:6.35-6.38" } }, "u_psram_ctrl.counter": { "hide_name": 0, "bits": [ 6579, 6581, 6591, 6593, 6595, 6597, 6599, 6601, 6603, 6605, 6583, 6585, 6587, 6589 ], "attributes": { "hdlname": "u_psram_ctrl counter", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:64.29-64.36" } }, "u_psram_ctrl.dq_oe": { "hide_name": 0, "bits": [ 111 ], "attributes": { "hdlname": "u_psram_ctrl dq_oe", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:90.27-90.32" } }, "u_psram_ctrl.dq_oe_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6606 ], "attributes": { } }, "u_psram_ctrl.dq_oe_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 3, 6609, 6607 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.dq_out": { "hide_name": 0, "bits": [ 112, 119, 120, 121, 122, 123, 124, 125, 126, 113, 114, 115, 116, 117, 118, 110 ], "attributes": { "hdlname": "u_psram_ctrl dq_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:89.26-89.32" } }, "u_psram_ctrl.lb_reg": { "hide_name": 0, "bits": [ 6610 ], "attributes": { "hdlname": "u_psram_ctrl lb_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:82.9-82.15" } }, "u_psram_ctrl.lb_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 4850, 4849, 6611, 6612 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.lb_reg_LUT4_D_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 6613 ], "attributes": { } }, "u_psram_ctrl.lb_reg_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6615 ], "attributes": { } }, "u_psram_ctrl.mem_addr": { "hide_name": 0, "bits": [ 4827, 4828, 4839, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4840, 4841, "0" ], "attributes": { "hdlname": "u_psram_ctrl mem_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:15.35-15.43" } }, "u_psram_ctrl.mem_lb_n": { "hide_name": 0, "bits": [ 4849 ], "attributes": { "hdlname": "u_psram_ctrl mem_lb_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:17.35-17.43" } }, "u_psram_ctrl.mem_rdata": { "hide_name": 0, "bits": [ 4876, 4877, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4878, 4879, 4880, 4881, 4882, 4883 ], "attributes": { "hdlname": "u_psram_ctrl mem_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:20.35-20.44" } }, "u_psram_ctrl.mem_ready": { "hide_name": 0, "bits": [ 3433 ], "attributes": { "hdlname": "u_psram_ctrl mem_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:21.35-21.44" } }, "u_psram_ctrl.mem_ready_LUT4_D_Z": { "hide_name": 0, "bits": [ 4875 ], "attributes": { } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3, 6621, 6617 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 6619, 6620 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 3, 6622 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 6624, 6665, 6627, 6629, 6628 ], "attributes": { } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 3, 6609, 6625, 6626 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6632, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ 6630 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 6634 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 6638, 6640 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 6608, 6609, 6619, 6639 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 6608, 6609, 6619, 6635 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 6636, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6631 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 6641 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6608, 6609, 6619, 6642 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6643, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6633, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 6578, 6580, 6590, 6592, 6594, 6596, 6598, 6600, 6602, 6604, 6582, 6584, 6586, 6588 ], "attributes": { } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_11_C": { "hide_name": 0, "bits": [ 6644, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_11_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6645 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_11_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6646, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_6_C": { "hide_name": 0, "bits": [ 6648, 6623 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_6_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6649 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_6_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6608, 6609, 6619, 6647 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_7_C": { "hide_name": 0, "bits": [ 6650, 6640 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_7_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6637 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:186.36-186.50|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z_LUT4_Z_7_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6651 ], "attributes": { "unused_bits": "0 " } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 6597, 6591, 6652, 6653 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6654 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6655 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 6605, 6603, 6601, 6599, 6656 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.mem_ready_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6618 ], "attributes": { } }, "u_psram_ctrl.mem_req": { "hide_name": 0, "bits": [ 4852 ], "attributes": { "hdlname": "u_psram_ctrl mem_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:13.35-13.42" } }, "u_psram_ctrl.mem_ub_n": { "hide_name": 0, "bits": [ 4856 ], "attributes": { "hdlname": "u_psram_ctrl mem_ub_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:18.35-18.43" } }, "u_psram_ctrl.mem_wdata": { "hide_name": 0, "bits": [ 4858, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4859, 4860, 4861, 4862, 4863, 4864, 4857 ], "attributes": { "hdlname": "u_psram_ctrl mem_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:16.35-16.44" } }, "u_psram_ctrl.mem_wr": { "hide_name": 0, "bits": [ 4873 ], "attributes": { "hdlname": "u_psram_ctrl mem_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:14.35-14.41" } }, "u_psram_ctrl.psram_a": { "hide_name": 0, "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, "0" ], "attributes": { "hdlname": "u_psram_ctrl psram_a", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:27.35-27.42" } }, "u_psram_ctrl.psram_ce_n": { "hide_name": 0, "bits": [ 46 ], "attributes": { "hdlname": "u_psram_ctrl psram_ce_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:31.35-31.45" } }, "u_psram_ctrl.psram_dq": { "hide_name": 0, "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ], "attributes": { "hdlname": "u_psram_ctrl psram_dq", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:29.35-29.43" } }, "u_psram_ctrl.psram_lb_n": { "hide_name": 0, "bits": [ 49 ], "attributes": { "hdlname": "u_psram_ctrl psram_lb_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:34.35-34.45" } }, "u_psram_ctrl.psram_oe_n": { "hide_name": 0, "bits": [ 47 ], "attributes": { "hdlname": "u_psram_ctrl psram_oe_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:32.35-32.45" } }, "u_psram_ctrl.psram_oe_n_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6658 ], "attributes": { } }, "u_psram_ctrl.psram_oe_n_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6659 ], "attributes": { } }, "u_psram_ctrl.psram_ub_n": { "hide_name": 0, "bits": [ 50 ], "attributes": { "hdlname": "u_psram_ctrl psram_ub_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:35.35-35.45" } }, "u_psram_ctrl.psram_ub_n_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6660 ], "attributes": { } }, "u_psram_ctrl.psram_ub_n_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6657 ], "attributes": { } }, "u_psram_ctrl.psram_we_n": { "hide_name": 0, "bits": [ 48 ], "attributes": { "hdlname": "u_psram_ctrl psram_we_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:33.35-33.45" } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6662 ], "attributes": { } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6663 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_psram_ctrl.psram_we_n_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6664 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_psram_ctrl.psram_zz_n": { "hide_name": 0, "bits": [ "1" ], "attributes": { "hdlname": "u_psram_ctrl psram_zz_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:36.35-36.45" } }, "u_psram_ctrl.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_psram_ctrl rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:7.35-7.38" } }, "u_psram_ctrl.state": { "hide_name": 0, "bits": [ 6619, 4851, 6609, 4850, 6608 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6665 ], "attributes": { } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 6608, 4850, 4873, 4852, 6626 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 4850, 4852, 6616 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 6597, 6591, 6666, 6667 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6668 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6669 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_psram_ctrl.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 6605, 6603, 6601, 6599, 6670 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.ub_reg": { "hide_name": 0, "bits": [ 6671 ], "attributes": { "hdlname": "u_psram_ctrl ub_reg", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/psram_controller.v:83.9-83.15" } }, "u_psram_ctrl.ub_reg_LUT4_D_Z": { "hide_name": 0, "bits": [ 4850, 4856, 6661, 6612 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_psram_ctrl.ub_reg_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6614 ], "attributes": { } }, "u_psram_ctrl.ub_reg_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6672 ], "attributes": { } }, "u_spi_engine.activation": { "hide_name": 0, "bits": [ 3908, 3906 ], "attributes": { "hdlname": "u_spi_engine activation", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:76.34-76.44" } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6673 ], "attributes": { } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C": { "hide_name": 0, "bits": [ 6675, 6676 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 6678 ], "attributes": { } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 6677 ], "attributes": { } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 104, 6676 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 6680 ], "attributes": { } }, "u_spi_engine.activation_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 6679 ], "attributes": { } }, "u_spi_engine.addr_acc": { "hide_name": 0, "bits": [ 6683, 6685, 6697, 6699, 6701, 6703, 6705, 6707, 6709, 6711, 6687, 6689, 6691, 6693, 6695, "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_spi_engine addr_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:180.16-180.24" } }, "u_spi_engine.addr_acc_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6682, 6684, 6696, 6698, 6700, 6702, 6704, 6706, 6708, 6710, 6686, 6688, 6690, 6692, 6694 ], "attributes": { } }, "u_spi_engine.bias_addr": { "hide_name": 0, "bits": [ 5073, 5042, 5048, 5052, 5057, 5065, 5070, 5106, 5058, 5074, 5080, 5084, 5089, 5093, 5098, 5102, 5105, 5011, 5018, 5022, 5027, 5031, 5036 ], "attributes": { "hdlname": "u_spi_engine bias_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:75.34-75.43" } }, "u_spi_engine.buf_a_base": { "hide_name": 0, "bits": [ 1852, 1853, 1847, 1848, 1842, 1843, 1837, 1838, 1832, 1833, 1827, 1828, 1822, 1823, 1816, 1817, 1877, 1878, 1882, 1883, 1887, 1888, 1892 ], "attributes": { "hdlname": "u_spi_engine buf_a_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:93.34-93.44" } }, "u_spi_engine.buf_b_base": { "hide_name": 0, "bits": [ 3503, 3505, 3511, 3512, 3518, 3519, 3525, 3526, 3532, 3533, 3539, 3540, 3546, 3547, 3553, 3554, 3560, 3561, 3567, 3568, 3574, 3575, 3580 ], "attributes": { "hdlname": "u_spi_engine buf_b_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:94.34-94.44" } }, "u_spi_engine.busy_all": { "hide_name": 0, "bits": [ 6718 ], "attributes": { "hdlname": "u_spi_engine busy_all", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:215.10-215.18" } }, "u_spi_engine.byte_pos": { "hide_name": 0, "bits": [ 73, 71 ], "attributes": { "hdlname": "u_spi_engine byte_pos", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:178.15-178.23" } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6719 ], "attributes": { } }, "u_spi_engine.byte_pos_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6720, 6721 ], "attributes": { } }, "u_spi_engine.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_spi_engine clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:42.16-42.19" } }, "u_spi_engine.cs_end": { "hide_name": 0, "bits": [ 72 ], "attributes": { "hdlname": "u_spi_engine cs_end", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:52.25-52.31" } }, "u_spi_engine.cur_addr": { "hide_name": 0, "bits": [ 6724, 6726, 6748, 6756, 6758, 6760, 6762, 6764, 6766, 6768, 6728, 6730, 6732, 6734, 6736, 6738, 6740, 6742, 6744, 6746, 6750, 6752, 6754 ], "attributes": { "hdlname": "u_spi_engine cur_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:184.26-184.34" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6723, 6725, 6747, 6755, 6757, 6759, 6761, 6763, 6765, 6767, 6727, 6729, 6731, 6733, 6735, 6737, 6739, 6741, 6743, 6745, 6749, 6751, 6753 ], "attributes": { } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_10_D": { "hide_name": 0, "bits": [ 6707, 82, 6770 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6772 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6705, 82, 6773 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 6711, 82, 6774 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6775 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_11_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6709, 82, 6776 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 6693, 82, 6780 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6782 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_15_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6691, 82, 6779 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D": { "hide_name": 0, "bits": [ 6695, 82, 6783 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6784 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_16_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6785 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D": { "hide_name": 0, "bits": [ 6674, 82, 6787 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6788 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_19_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6789 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 6715, 82, 6769 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6791 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6714, 82, 6777 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 6712, 82, 6793 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6794 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_20_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6717, 82, 6786 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 6689, 82, 6792 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6781 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6687, 82, 6778 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 6685, 82, 6797 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6798 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6683, 82, 6795 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 6699, 82, 6800 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6801 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6697, 82, 6799 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 6713, 82, 6803 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6790 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_7_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6716, 82, 6796 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 6703, 82, 6804 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6771 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:641.46-641.61|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.cur_addr_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6701, 82, 6802 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.cur_read_byte": { "hide_name": 0, "bits": [ 6805, 6806, 6807, 6808, 6809, 6810, 6811, 6812 ], "attributes": { "hdlname": "u_spi_engine cur_read_byte", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:189.15-189.28" } }, "u_spi_engine.done_event": { "hide_name": 0, "bits": [ 6815 ], "attributes": { "hdlname": "u_spi_engine done_event", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:216.10-216.20" } }, "u_spi_engine.done_event_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6813 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.done_event_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6814 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.graph_busy": { "hide_name": 0, "bits": [ 1084 ], "attributes": { "hdlname": "u_spi_engine graph_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:114.34-114.44" } }, "u_spi_engine.graph_done": { "hide_name": 0, "bits": [ 1306 ], "attributes": { "hdlname": "u_spi_engine graph_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:115.34-115.44" } }, "u_spi_engine.graph_err": { "hide_name": 0, "bits": [ 1349 ], "attributes": { "hdlname": "u_spi_engine graph_err", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:116.34-116.43" } }, "u_spi_engine.graph_mode": { "hide_name": 0, "bits": [ 6816 ], "attributes": { "hdlname": "u_spi_engine graph_mode", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:213.9-213.19" } }, "u_spi_engine.graph_mode_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6818 ], "attributes": { } }, "u_spi_engine.graph_mode_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1087, 6819, 6820, 6821 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_acc": { "hide_name": 0, "bits": [ 100, 99, 64, 63, 109, 108, 107, 106, "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_spi_engine len_acc", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:181.16-181.23" } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 6822 ], "attributes": { } }, "u_spi_engine.len_acc_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6823, 6830, 6824, 6825, 6826, 6827, 6828, 6829 ], "attributes": { } }, "u_spi_engine.len_remaining": { "hide_name": 0, "bits": [ 6847, 6833, 6835, 6849, 6851, 6853, 6855, 6857, 6859, 6861, 6863, 6837, 6839, 6841, 6843, 6845 ], "attributes": { "hdlname": "u_spi_engine len_remaining", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:182.16-182.29" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6846, 6832, 6834, 6848, 6850, 6852, 6854, 6856, 6858, 6860, 6862, 6836, 6838, 6840, 6842, 6844 ], "attributes": { } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_10_D": { "hide_name": 0, "bits": [ 6714, 82, 6866 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6868 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_10_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6715, 82, 6869 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 100, 82, 6865 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6873 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 99, 82, 6874 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 107, 82, 6875 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6877 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_2_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 106, 82, 6878 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 6716, 82, 6879 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6867 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_3_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6713, 82, 6872 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 64, 82, 6881 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6882 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_4_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 63, 82, 6870 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 108, 82, 6883 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6876 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_5_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 109, 82, 6884 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 6717, 82, 6885 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6880 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_8_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6712, 82, 6871 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 6674, 82, 6864 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 6886 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:642.46-642.67|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.len_remaining_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 6887 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.n_inputs_real": { "hide_name": 0, "bits": [ 1688, 1694, 1690, 1691, 1658, 1659, 1663, 1664, 1668, 1669, 1673, 1674, 1678, 1679, 1683, 1684 ], "attributes": { "hdlname": "u_spi_engine n_inputs_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:77.34-77.47" } }, "u_spi_engine.n_neurons_real": { "hide_name": 0, "bits": [ 55, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "hdlname": "u_spi_engine n_neurons_real", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:78.34-78.48" } }, "u_spi_engine.n_out": { "hide_name": 0, "bits": [ 1792, 1793, 1787, 1788, 1782, 1783, 1777, 1778, 1772, 1773, 1767, 1768, 1762, 1763, 1758, 1759 ], "attributes": { "hdlname": "u_spi_engine n_out", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:112.34-112.39" } }, "u_spi_engine.net_mode": { "hide_name": 0, "bits": [ 6817 ], "attributes": { "hdlname": "u_spi_engine net_mode", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:212.9-212.17" } }, "u_spi_engine.net_mode_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6888 ], "attributes": { } }, "u_spi_engine.net_mode_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1087, 6819, 6820, 6889 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.net_type": { "hide_name": 0, "bits": [ 1570, 1569, 1568, 1567, 1566, 1565, 1564, 1563 ], "attributes": { "hdlname": "u_spi_engine net_type", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:110.34-110.42" } }, "u_spi_engine.net_type_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6891, 6892, 6893, 6894, 6895, 6896, 6897, 6898 ], "attributes": { } }, "u_spi_engine.nm_busy": { "hide_name": 0, "bits": [ 1085 ], "attributes": { "hdlname": "u_spi_engine nm_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:81.34-81.41" } }, "u_spi_engine.nm_done": { "hide_name": 0, "bits": [ 3671 ], "attributes": { "hdlname": "u_spi_engine nm_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:82.34-82.41" } }, "u_spi_engine.nm_soft_rst": { "hide_name": 0, "bits": [ 51 ], "attributes": { "hdlname": "u_spi_engine nm_soft_rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:86.34-86.45" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z": { "hide_name": 0, "bits": [ 1112, 1322, 1323, 1324 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6903, 6900 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ 6901 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN": { "hide_name": 0, "bits": [ 6905 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 6908 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1112, 6909 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1112, 6906 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 6907, 6900 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 6902 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/graph_engine.v:502.35-502.48|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 6904, 6900 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 1100, 1102, 1104, 1106, 1108, 1110 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 187, 52, 6912, 1114 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_D": { "hide_name": 0, "bits": [ 52, 1320 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z": { "hide_name": 0, "bits": [ 1094, 1095, 1096, 1097, 1093 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1187 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_1_C_LUT4_B_Z_LUT4_Z_B": { "hide_name": 0, "bits": [ 300, 6913, 1309, 1350 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1103, 6910, 6911 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1109, 758, 759, 6914 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6899, 6722, 85, 6820 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 6890 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6916 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6917 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 6712, 6717, 6674, 62, 6918 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z": { "hide_name": 0, "bits": [ 6920, 6921, 6919 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 7036, 6924, 6926, 6996, 6922 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 87, 88, 89, 6925 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 6989, 6927 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z": { "hide_name": 0, "bits": [ 6933, 6932, 6934 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 6946, 6807, 6984, 6939, 6935 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6936 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6937 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 6933, 6944, 92, 6930 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6946, 6805, 6939, 6945 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6947, 6980, 6983, 6953, 6950, 6966, 6961 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 6951, 6939, 6952 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 6946, 6933, 6808, 6954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 6955, 4809, 6929, 92 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6957 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 6959, 6939, 6960 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6962 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6963 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 6964, 6939, 6965 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 6946, 6933, 6810, 6967 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 6968, 4805, 6929, 92 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 6958, 6969 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 94, 6956, 6969, 6971 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6972, 7891, 7891, 7892, 93, 7893 ], "attributes": { "unused_bits": "1 2 3 5" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z_A_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6970 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 6948, 6939, 6949 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 6946, 6933, 6809, 6975 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 6976, 4807, 6929, 92 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 6981 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 6982 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6977 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6978 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0": { "hide_name": 0, "bits": [ 6946, 6806, 6985, 6939, 6979 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 6986 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_C0_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 6987 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6933, 4813, 6929, 6988, 6934 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 96, 97, 6990, 6991 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 96, 97, 7433, 91, 98 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 6997, 6995, 6926, 6922 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_C_Z_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 6998, 6999, 7000, 7001 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z": { "hide_name": 0, "bits": [ 84, 75, 6722, 85, 7004 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 75, 76, 6923, 7005 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 7020, 7022, 7035, 7009, 7006, 7012, 7019, 7032, 7028, 7442, 7016, 7024, 7894, 7017 ], "attributes": { "unused_bits": "12" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 6915, 7010, 7011 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 6899, 7014, 6924, 7015 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 83, 76, 6923, 7023 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 83, 7002, 7025, 68 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 63, 64, 65, 66 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_7_D_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 7026 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C": { "hide_name": 0, "bits": [ 6994, 147, 72, 7027 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_8_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 83, 76, 7002, 82, 80 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 1087, 7007, 6924, 7008 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 7033 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 7034 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7029 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_LUT4_D_Z_LUT4_D_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7030 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 7037 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 7038 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_D_Z_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 6681 ], "attributes": { } }, "u_spi_engine.nm_soft_rst_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 6674, 62, 7003, 6915 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start": { "hide_name": 0, "bits": [ 7039 ], "attributes": { "hdlname": "u_spi_engine nm_start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:80.34-80.42" } }, "u_spi_engine.nm_start_LUT4_B_1_Z": { "hide_name": 0, "bits": [ 4951, 4952, 52, 7040, 57 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 4953, 4943, 59, 7041 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 7043, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 4955 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 7042 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_Z_PFUMX_ALUT_BLUT": { "hide_name": 0, "bits": [ 7044 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_C_Z_LUT4_D_Z_PFUMX_ALUT_Z": { "hide_name": 0, "bits": [ 4946, 4893, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 7045 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_ALUT": { "hide_name": 0, "bits": [ 7046 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z": { "hide_name": 0, "bits": [ 5148, 5153, 5149, 5150, 5151, 5152 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 7049 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 7050 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7047 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_1_Z_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7048 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z": { "hide_name": 0, "bits": [ 4948, 4943, 52, 4944, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D": { "hide_name": 0, "bits": [ 5123, 7051, 7052 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1": { "hide_name": 0, "bits": [ 7053 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT": { "hide_name": 0, "bits": [ 7057 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7061 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7065 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 7068 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 7069 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7070 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 7073 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 7074 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7075 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 7078 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 7079 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7080 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 7083 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 7084 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7085 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0": { "hide_name": 0, "bits": [ 7088 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A1": { "hide_name": 0, "bits": [ 7089 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7090 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7093 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7096 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7099 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7102 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:465.48-465.76|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4729, 7347, 4951, 53, 7103 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 7104 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4725, 7366, 4951, 53, 7100 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4727, 7329, 4951, 53, 7101 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 7357, 4719, 4951, 53, 7097 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4721, 7360, 4951, 53, 7098 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4715, 7335, 4951, 53, 7094 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 7344, 4717, 4951, 53, 7095 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4711, 7351, 4951, 53, 7091 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4713, 7323, 4951, 53, 7092 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 7338, 4707, 4951, 53, 7086 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4709, 7348, 4951, 53, 7087 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 7354, 4703, 4951, 53, 7081 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4705, 7311, 4951, 53, 7082 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4741, 7363, 4951, 53, 7076 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4743, 7332, 4951, 53, 7077 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 7369, 4737, 4951, 53, 7071 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_Z": { "hide_name": 0, "bits": [ 4894, 4896, 4918, 4926, 4928, 4930, 4932, 4934, 4936, 4938, 4898, 4900, 4902, 4904, 4906, 4908, 4910, 4912, 4914, 4916, 4920, 4922, 4924 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4739, 7339, 4951, 53, 7072 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4733, 4951, 7320, 53, 7066 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4735, 7317, 4951, 53, 7067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4951, 7370, 4723, 53, 7062 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4951, 7314, 4731, 53, 7063 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S0": { "hide_name": 0, "bits": [ 4951, 7326, 53, 4699, 7058 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1": { "hide_name": 0, "bits": [ 4951, 7304, 4701, 53, 7059 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_B": { "hide_name": 0, "bits": [ 4951, 7157, 4954, 7059 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z": { "hide_name": 0, "bits": [ 7130, 7131, 7132 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 4948, 6463, 7159, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_B0": { "hide_name": 0, "bits": [ 4951, 7160, 4954, 7058 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 7161 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4951, 7163, 4954, 7062 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4951, 7164, 4954, 7063 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7165 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 4951, 7168, 4954, 7066 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 4951, 7169, 4954, 7067 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7170 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7173, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7174 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7177, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7178, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7179 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7182, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7183, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7184 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7187, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7188, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7189 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7192, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7193, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7194 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7197, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7198, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7199 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7202, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7203, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7204 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7207, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B1": { "hide_name": 0, "bits": [ 7208, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7209 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_B0": { "hide_name": 0, "bits": [ 7212, 4954 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7213 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:373.44-373.65|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6491, 4948, 7214, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7103, 7121, 7122 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7216 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7217 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 7215 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6487, 4948, 7210, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7100, 7119, 7120 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7220 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7221 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6489, 4948, 7211, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7101, 7125, 7126 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7224 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7225 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6481, 4948, 7205, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7097, 7135, 7136 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7228 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7229 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6483, 4948, 7206, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7098, 7117, 7118 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7232 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7233 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6477, 4948, 7200, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7094, 7113, 7114 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7236 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7237 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6479, 4948, 7201, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7095, 7115, 7116 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7240 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7241 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6473, 4948, 7195, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7091, 7153, 7154 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7244 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7245 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6475, 4948, 7196, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7092, 7155, 7156 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7248 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7249 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6469, 4948, 7190, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7086, 7151, 7152 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7252 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7253 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6471, 4948, 7191, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7087, 7137, 7138 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7256 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7257 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6465, 4948, 7185, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7081, 7149, 7150 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7260 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7261 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6467, 4948, 7186, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7082, 7123, 7124 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7264 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7265 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6503, 4948, 7180, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7076, 7145, 7146 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7268 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7269 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6505, 4948, 7181, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7077, 7147, 7148 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7272 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7273 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6499, 4948, 7175, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7071, 7105, 7106 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7276 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7277 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6501, 4948, 7176, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 4951, 7072, 7133, 7134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7280 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7281 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 6495, 4948, 7171, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6497, 4948, 7172, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 7107, 7108, 7109 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4948, 6485, 7166, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 7142, 7143, 7144 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 6493, 4948, 7167, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_C_Z": { "hide_name": 0, "bits": [ 7139, 7140, 7141 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_1_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4948, 6461, 7162, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 4946, 4959, 7158, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 7287 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7289 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7290 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7292 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7293 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7294 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7295 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7296 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7297 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7298 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7299 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": { "hide_name": 0, "bits": [ 7300 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:404.44-404.71|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4987, 4946, 7219, 7218, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 7301 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4983, 4946, 7223, 7222, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4985, 4946, 7227, 7226, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4977, 4946, 7231, 7230, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4979, 4946, 7235, 7234, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4973, 4946, 7239, 7238, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4975, 4946, 7243, 7242, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4969, 4946, 7247, 7246, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4971, 4946, 7251, 7250, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4965, 4946, 7255, 7254, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4967, 4946, 7259, 7258, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4961, 4946, 7263, 7262, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4963, 4946, 7267, 7266, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4999, 4946, 7271, 7270, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 5001, 4946, 7275, 7274, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4995, 4946, 7279, 7278, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4997, 4946, 7283, 7282, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4991, 4946, 7291, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 7110, 7111, 7112 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4993, 4946, 7284, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0": { "hide_name": 0, "bits": [ 4946, 4981, 7285, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S1": { "hide_name": 0, "bits": [ 4989, 4946, 7286, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 4946, 4957, 7288, 5134 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_LUT4_D_Z_LUT4_Z_C_CCU2C_S1_S0_LUT4_C_Z": { "hide_name": 0, "bits": [ 7127, 7128, 7129 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 7302 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 7303 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 6460, 6462, 6484, 6492, 6494, 6496, 6498, 6500, 6502, 6504, 6464, 6466, 6468, 6470, 6472, 6474, 6476, 6478, 6480, 6482, 6486, 6488, 6490 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_10_ALUT": { "hide_name": 0, "bits": [ 7309 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_10_BLUT": { "hide_name": 0, "bits": [ 7310 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_11_ALUT": { "hide_name": 0, "bits": [ 7312 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_11_BLUT": { "hide_name": 0, "bits": [ 7313 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_12_ALUT": { "hide_name": 0, "bits": [ 7315 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_12_BLUT": { "hide_name": 0, "bits": [ 7316 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_13_ALUT": { "hide_name": 0, "bits": [ 7318 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_13_BLUT": { "hide_name": 0, "bits": [ 7319 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_14_ALUT": { "hide_name": 0, "bits": [ 7321 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_14_BLUT": { "hide_name": 0, "bits": [ 7322 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_15_ALUT": { "hide_name": 0, "bits": [ 7324 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_15_BLUT": { "hide_name": 0, "bits": [ 7325 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_16_ALUT": { "hide_name": 0, "bits": [ 7327 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_16_BLUT": { "hide_name": 0, "bits": [ 7328 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_17_ALUT": { "hide_name": 0, "bits": [ 7330 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_17_BLUT": { "hide_name": 0, "bits": [ 7331 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_18_ALUT": { "hide_name": 0, "bits": [ 7333 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_18_BLUT": { "hide_name": 0, "bits": [ 7334 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_19_ALUT": { "hide_name": 0, "bits": [ 7336 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_19_BLUT": { "hide_name": 0, "bits": [ 7337 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_1_ALUT": { "hide_name": 0, "bits": [ 7307 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_1_BLUT": { "hide_name": 0, "bits": [ 7308 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_20_ALUT": { "hide_name": 0, "bits": [ 7342 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_20_BLUT": { "hide_name": 0, "bits": [ 7343 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_21_ALUT": { "hide_name": 0, "bits": [ 7345 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_21_BLUT": { "hide_name": 0, "bits": [ 7346 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_2_ALUT": { "hide_name": 0, "bits": [ 7340 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_2_BLUT": { "hide_name": 0, "bits": [ 7341 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_3_ALUT": { "hide_name": 0, "bits": [ 7349 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_3_BLUT": { "hide_name": 0, "bits": [ 7350 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_4_ALUT": { "hide_name": 0, "bits": [ 7352 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_4_BLUT": { "hide_name": 0, "bits": [ 7353 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_5_ALUT": { "hide_name": 0, "bits": [ 7355 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_5_BLUT": { "hide_name": 0, "bits": [ 7356 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_6_ALUT": { "hide_name": 0, "bits": [ 7358 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_6_BLUT": { "hide_name": 0, "bits": [ 7359 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_7_ALUT": { "hide_name": 0, "bits": [ 7361 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_7_BLUT": { "hide_name": 0, "bits": [ 7362 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_8_ALUT": { "hide_name": 0, "bits": [ 7364 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_8_BLUT": { "hide_name": 0, "bits": [ 7365 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_9_ALUT": { "hide_name": 0, "bits": [ 7367 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_9_BLUT": { "hide_name": 0, "bits": [ 7368 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7305 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_A1_CCU2C_A1_S1_PFUMX_C0_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7306 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_COUT": { "hide_name": 0, "bits": [ 7054 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S0": { "hide_name": 0, "bits": [ 7055 ], "attributes": { "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1": { "hide_name": 0, "bits": [ 5129, 5125, 7056, 7373 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_A0": { "hide_name": 0, "bits": [ 7060 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_A1": { "hide_name": 0, "bits": [ 4250, 4251, 4252, 4253 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 7371 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 5131, 5127, 7372, 7375 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_A1": { "hide_name": 0, "bits": [ 7064 ], "attributes": { } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 7374 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/neuron_memory.v:359.38-359.80|/opt/homebrew/bin/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/opt/homebrew/bin/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13", "unused_bits": "0 " } }, "u_spi_engine.nm_start_LUT4_B_Z_LUT4_Z_D_CCU2C_A0_S1_CCU2C_S1_S0_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 5133, 7376, 7378, 7377 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.nm_start_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 7379 ], "attributes": { } }, "u_spi_engine.num_neurons_graph": { "hide_name": 0, "bits": [ 1707, 1744, 1739, 1740, 1734, 1735, 1729, 1730, 1724, 1725, 1719, 1720, 1714, 1715, 1709, 1710 ], "attributes": { "hdlname": "u_spi_engine num_neurons_graph", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:111.34-111.51" } }, "u_spi_engine.opcode": { "hide_name": 0, "bits": [ 6990, 97, 6993, 6992, 96, 89, 88, 87 ], "attributes": { "hdlname": "u_spi_engine opcode", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:175.15-175.21" } }, "u_spi_engine.pending_wdata": { "hide_name": 0, "bits": [ 7381, 7382, 7383, 7384, 7385, 7386, 7387, 7388 ], "attributes": { "hdlname": "u_spi_engine pending_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:187.15-187.28" } }, "u_spi_engine.pending_wdata_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3, 7380 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_addr": { "hide_name": 0, "bits": [ 5200, 5188, 5176, 5204, 5251, 5184, 5235, 5170, 5208, 5224, 5258, 5231, 5212, 5243, 5215, 5227, 5247, 5180, 5192, 5196, 5239, 5255, 5220 ], "attributes": { "hdlname": "u_spi_engine ram_addr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:63.35-63.43" } }, "u_spi_engine.ram_rdata": { "hide_name": 0, "bits": [ 133, 135, 137, 139, 141, 143, 145, 131 ], "signed": 1, "attributes": { "hdlname": "u_spi_engine ram_rdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:66.35-66.44" } }, "u_spi_engine.ram_ready": { "hide_name": 0, "bits": [ 147 ], "attributes": { "hdlname": "u_spi_engine ram_ready", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:67.35-67.44" } }, "u_spi_engine.ram_req": { "hide_name": 0, "bits": [ 7390 ], "attributes": { "hdlname": "u_spi_engine ram_req", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:61.35-61.42" } }, "u_spi_engine.ram_req_LUT4_A_C": { "hide_name": 0, "bits": [ 149, 164, 176, 165, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_req_LUT4_A_Z": { "hide_name": 0, "bits": [ 149, 150, 170 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_req_LUT4_B_Z": { "hide_name": 0, "bits": [ 151, 165, 167, 168 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_req_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 72, 7391 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_req_TRELLIS_FF_Q_DI_LUT4_D_Z": { "hide_name": 0, "bits": [ 7389 ], "attributes": { } }, "u_spi_engine.ram_wdata": { "hide_name": 0, "bits": [ 7392, 7398, 7400, 7404, 7406, 7402, 7396, 7394 ], "signed": 1, "attributes": { "hdlname": "u_spi_engine ram_wdata", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:64.35-64.44" } }, "u_spi_engine.ram_wdata_LUT4_A_C": { "hide_name": 0, "bits": [ 7392, 164, 7393, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z": { "hide_name": 0, "bits": [ 262, 263, 264, 265, 266, 267, 268, 269 ], "attributes": { } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 7396, 164, 7397, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_2_C": { "hide_name": 0, "bits": [ 7398, 164, 7399, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_3_C": { "hide_name": 0, "bits": [ 7400, 164, 7401, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_4_C": { "hide_name": 0, "bits": [ 7402, 164, 7403, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_5_C": { "hide_name": 0, "bits": [ 7404, 164, 7405, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_6_C": { "hide_name": 0, "bits": [ 7406, 164, 7407, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wdata_LUT4_A_Z_LUT4_Z_C": { "hide_name": 0, "bits": [ 7394, 164, 7395, 174 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.ram_wr": { "hide_name": 0, "bits": [ 7409 ], "attributes": { "hdlname": "u_spi_engine ram_wr", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:62.35-62.41" } }, "u_spi_engine.ram_wr_LUT4_A_Z": { "hide_name": 0, "bits": [ 270 ], "attributes": { } }, "u_spi_engine.ram_wr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7410 ], "attributes": { } }, "u_spi_engine.resp_index": { "hide_name": 0, "bits": [ 6973, 7413, 7415, 7417 ], "attributes": { "hdlname": "u_spi_engine resp_index", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:191.15-191.25" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 3, 7413, 7412, 6974 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 3, 7415, 7414, 6974 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 3, 7417, 7416, 6974 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_LUT4_C_Z": { "hide_name": 0, "bits": [ 94, 6956, 6958 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7418 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7419 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 3, 6933, 6973, 6974 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7420 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7421 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.resp_index_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7411, 7412, 7414, 7416 ], "attributes": { } }, "u_spi_engine.resp_len": { "hide_name": 0, "bits": [ "x", 7425, 7423 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7424, 7422 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 7426, 6920, 7428 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_D": { "hide_name": 0, "bits": [ 3, 7425, 6819, 7428, 7010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z": { "hide_name": 0, "bits": [ 6933, 6722, 85, 7013, 7010 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 6674, 62, 7003, 7007, 6819 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7429 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7430 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C": { "hide_name": 0, "bits": [ 7423, 7415, 7413, 6973, 7432 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_ALUT": { "hide_name": 0, "bits": [ 7434 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_BLUT": { "hide_name": 0, "bits": [ 7435 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z": { "hide_name": 0, "bits": [ 7417, 7423, 7432, 7433, 7431 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 7436 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_BLUT": { "hide_name": 0, "bits": [ 7437 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z": { "hide_name": 0, "bits": [ 6946, 4803, 6811, 6933, 6929 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z_C_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7438 ], "attributes": { } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 84, 7014, 6924, 6920, 7031 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 7426, 6920, 6915, 7427 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7439 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.resp_len_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7440 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_spi_engine rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:43.16-43.19" } }, "u_spi_engine.run_num_layers": { "hide_name": 0, "bits": [ 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774 ], "attributes": { "hdlname": "u_spi_engine run_num_layers", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:97.34-97.48" } }, "u_spi_engine.run_start": { "hide_name": 0, "bits": [ 1313 ], "attributes": { "hdlname": "u_spi_engine run_start", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:96.34-96.43" } }, "u_spi_engine.run_start_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 7441 ], "attributes": { } }, "u_spi_engine.rx_byte": { "hide_name": 0, "bits": [ 62, 6674, 6717, 6712, 6716, 6713, 6714, 6715 ], "attributes": { "hdlname": "u_spi_engine rx_byte", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:49.23-49.30" } }, "u_spi_engine.rx_valid": { "hide_name": 0, "bits": [ 76 ], "attributes": { "hdlname": "u_spi_engine rx_valid", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:50.24-50.32" } }, "u_spi_engine.seq_busy": { "hide_name": 0, "bits": [ 53 ], "attributes": { "hdlname": "u_spi_engine seq_busy", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:99.34-99.42" } }, "u_spi_engine.seq_done": { "hide_name": 0, "bits": [ 4820 ], "attributes": { "hdlname": "u_spi_engine seq_done", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:100.34-100.42" } }, "u_spi_engine.state": { "hide_name": 0, "bits": [ 6722, 146, 7036, 1087, 75, 6933, 6994, 84, 6946, 7018, 6899, 83, "x", 7021 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "u_spi_engine.state_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 7442 ], "attributes": { } }, "u_spi_engine.status_done_sticky": { "hide_name": 0, "bits": [ 7444 ], "attributes": { "hdlname": "u_spi_engine status_done_sticky", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:202.9-202.27" } }, "u_spi_engine.status_done_sticky_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 7443 ], "attributes": { } }, "u_spi_engine.status_snapshot": { "hide_name": 0, "bits": [ 6928, 6989, 6931, "0", "0", "0", "0", "0" ], "attributes": { "hdlname": "u_spi_engine status_snapshot", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:240.15-240.30" } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 7445 ], "attributes": { } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7446 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_engine.status_snapshot_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7447 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_engine.table_base": { "hide_name": 0, "bits": [ 1269, 1265, 1236, 1284, 1287, 1274, 1285, 1260, 1286, 1277, 1234, 1289, 1288, 1272, 1238, 1240, 1281, 1244, 1248, 1291, 1250, 1252, 1256 ], "attributes": { "hdlname": "u_spi_engine table_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:92.34-92.44" } }, "u_spi_engine.w_base": { "hide_name": 0, "bits": [ 7326, 7304, 7370, 7314, 7320, 7317, 7369, 7339, 7363, 7332, 7354, 7311, 7338, 7348, 7351, 7323, 7335, 7344, 7357, 7360, 7366, 7329, 7347 ], "attributes": { "hdlname": "u_spi_engine w_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:74.34-74.40" } }, "u_spi_engine.x_base": { "hide_name": 0, "bits": [ 2038, 2039, 2035, 2036, 2032, 2033, 2029, 2030, 2026, 2027, 2023, 2024, 2020, 2021, 2016, 2017, 2040, 2041, 2043, 2044, 2046, 2047, 2049 ], "attributes": { "hdlname": "u_spi_engine x_base", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:73.34-73.40" } }, "u_spi_engine.y_bus": { "hide_name": 0, "bits": [ 4799, 4813, 4811, 4809, 4807, 4805, 4803, 4801 ], "signed": 1, "attributes": { "hdlname": "u_spi_engine y_bus", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_engine.v:84.51-84.56" } }, "u_spi_slave.bit_count": { "hide_name": 0, "bits": [ 6943, 6942, 6941 ], "attributes": { "hdlname": "u_spi_slave bit_count", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:115.15-115.24" } }, "u_spi_slave.bit_count_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7449, 7451, 7452 ], "attributes": { } }, "u_spi_slave.clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "hdlname": "u_spi_slave clk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:22.16-22.19" } }, "u_spi_slave.cs_end": { "hide_name": 0, "bits": [ 72 ], "attributes": { "hdlname": "u_spi_slave cs_end", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:60.25-60.31" } }, "u_spi_slave.cs_end_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 7408 ], "attributes": { } }, "u_spi_slave.cs_end_LUT4_D_Z": { "hide_name": 0, "bits": [ 76, 6923 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_slave.cs_n": { "hide_name": 0, "bits": [ 7 ], "attributes": { "hdlname": "u_spi_slave cs_n", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:32.17-32.21" } }, "u_spi_slave.cs_n_prev": { "hide_name": 0, "bits": [ 6938 ], "attributes": { "hdlname": "u_spi_slave cs_n_prev", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:91.9-91.18" } }, "u_spi_slave.cs_n_prev_LUT4_C_Z": { "hide_name": 0, "bits": [ 7455, 7454 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_slave.cs_n_s": { "hide_name": 0, "bits": [ 6940 ], "attributes": { "hdlname": "u_spi_slave cs_n_s", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:85.10-85.16" } }, "u_spi_slave.cs_n_sync": { "hide_name": 0, "bits": [ 7457, 7456, 6940 ], "attributes": { "hdlname": "u_spi_slave cs_n_sync", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:69.15-69.24" } }, "u_spi_slave.cs_rose": { "hide_name": 0, "bits": [ 7453 ], "attributes": { "hdlname": "u_spi_slave cs_rose", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:107.10-107.17" } }, "u_spi_slave.miso": { "hide_name": 0, "bits": [ 6 ], "attributes": { "hdlname": "u_spi_slave miso", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:31.17-31.21" } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 7459 ], "attributes": { } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 7460, 6939, 7461 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT": { "hide_name": 0, "bits": [ 7462 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_slave.miso_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_BLUT": { "hide_name": 0, "bits": [ 7463 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_slave.mosi": { "hide_name": 0, "bits": [ 5 ], "attributes": { "hdlname": "u_spi_slave mosi", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:30.17-30.21" } }, "u_spi_slave.mosi_s": { "hide_name": 0, "bits": [ 7465 ], "attributes": { "hdlname": "u_spi_slave mosi_s", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:84.10-84.16" } }, "u_spi_slave.mosi_sync": { "hide_name": 0, "bits": [ 7466, 7464, 7465 ], "attributes": { "hdlname": "u_spi_slave mosi_sync", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:68.15-68.24" } }, "u_spi_slave.rst": { "hide_name": 0, "bits": [ 3 ], "attributes": { "hdlname": "u_spi_slave rst", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:23.16-23.19" } }, "u_spi_slave.rx_byte": { "hide_name": 0, "bits": [ 62, 6674, 6717, 6712, 6716, 6713, 6714, 6715 ], "attributes": { "hdlname": "u_spi_slave rx_byte", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:38.23-38.30" } }, "u_spi_slave.rx_byte_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 7467 ], "attributes": { } }, "u_spi_slave.rx_shift": { "hide_name": 0, "bits": [ 7469, 7470, 7471, 7472, 7473, 7474, 7468, "x" ], "attributes": { "hdlname": "u_spi_slave rx_shift", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:116.15-116.23" } }, "u_spi_slave.rx_valid": { "hide_name": 0, "bits": [ 76 ], "attributes": { "hdlname": "u_spi_slave rx_valid", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:39.24-39.32" } }, "u_spi_slave.rx_valid_LUT4_B_Z": { "hide_name": 0, "bits": [ 7475 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24" } }, "u_spi_slave.rx_valid_LUT4_B_Z_PFUMX_ALUT_BLUT": { "hide_name": 0, "bits": [ 7476 ], "attributes": { "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20" } }, "u_spi_slave.rx_valid_LUT4_B_Z_PFUMX_ALUT_Z": { "hide_name": 0, "bits": [ 6831 ], "attributes": { } }, "u_spi_slave.rx_valid_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 7477 ], "attributes": { } }, "u_spi_slave.sclk": { "hide_name": 0, "bits": [ 4 ], "attributes": { "hdlname": "u_spi_slave sclk", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:29.17-29.21" } }, "u_spi_slave.sclk_prev": { "hide_name": 0, "bits": [ 7479 ], "attributes": { "hdlname": "u_spi_slave sclk_prev", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:90.9-90.18" } }, "u_spi_slave.sclk_prev_LUT4_D_1_Z": { "hide_name": 0, "bits": [ 7450, 7448 ], "attributes": { "force_downto": "00000000000000000000000000000001", "src": "/opt/homebrew/bin/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24" } }, "u_spi_slave.sclk_prev_LUT4_D_Z": { "hide_name": 0, "bits": [ 7458 ], "attributes": { } }, "u_spi_slave.sclk_s": { "hide_name": 0, "bits": [ 7478 ], "attributes": { "hdlname": "u_spi_slave sclk_s", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:83.10-83.16" } }, "u_spi_slave.sclk_sync": { "hide_name": 0, "bits": [ 7481, 7480, 7478 ], "attributes": { "hdlname": "u_spi_slave sclk_sync", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:67.15-67.24" } }, "u_spi_slave.tx_shift": { "hide_name": 0, "bits": [ 6985, 6984, 6951, 6948, 6964, 6959, 7460, "x" ], "attributes": { "hdlname": "u_spi_slave tx_shift", "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_slave.v:117.15-117.23" } }, "w_base": { "hide_name": 0, "bits": [ 7326, 7304, 7370, 7314, 7320, 7317, 7369, 7339, 7363, 7332, 7354, 7311, 7338, 7348, 7351, 7323, 7335, 7344, 7357, 7360, 7366, 7329, 7347 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:92.27-92.33" } }, "x_base": { "hide_name": 0, "bits": [ 2038, 2039, 2035, 2036, 2032, 2033, 2029, 2030, 2026, 2027, 2023, 2024, 2020, 2021, 2016, 2017, 2040, 2041, 2043, 2044, 2046, 2047, 2049 ], "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:91.27-91.33" } }, "y_bus": { "hide_name": 0, "bits": [ 4799, 4813, 4811, 4809, 4807, 4805, 4803, 4801 ], "signed": 1, "attributes": { "src": "/Users/michelebigi/Development/FPGA-Neural/FPGA-Neural/rtl/spi_neuron_top.v:102.44-102.49" } } } } } }